2022 Spring COMP311: Logic Circuit Design

Final Project

Student ID / Name: 2018114143 권명섭

Final Project check list (each 10 points)

	Answers
1. First value of \$s1, \$s2	(\$s1,2): 35,9
2. First value of \$s3	44
3. Final \$s3 value	5
4. What are the instructions implemented, but not used?	mul,slti
5. What is the final PC # processed?	#12
6. What are the PC #s that have not been processed?	#5,6
7. Parameterized MUX design	Y
8. load memory with instructions	Y
9. Implemented result stored in the register after PC 0000	Y
10. Implemented result after beq	Y
11. Implemented result after first sw is done	Y
12. When run is complete: (1) final \$s3 value,	Y
13. When run is complete: (2) registers have intended	Y
results	

목차

1.	포지와 목차·····1~2
2.	결과 화면3
3.	₽듈 설명······4~7
4.	<u>∃⊑</u> ·····8~18

2.결과 화면

```
C:₩work₩project3>run.bat
 C:₩work₩project3>del output*
 :#work#projects

::#work#project3>vvp output.vvp

'CD info: dumpfile output.vcd opened for output,


D:4143, at time 1000 ps, PC = 2000 ps, PC = 3000 ps, PC = 4000 ps, PC = 4000 ps, PC
  ∷#work#project3>iverilog -o output.vvp rtl/*.v
VOD 1170. dumptine Sutput.
|D:4143, at time | w $2,1($6) |
|D:4143, at time | w $3,2($6) |
|D:4143, at time | w $3,2($6) |
|D:4143, at time | at $1,$2,$3 |
|D:4143, at time | beg $1,$0,2 |
|D:4143, at time | beg $1,$0,2 |
|D:4143, at time | beg $1,$0,2 |
                                                                                                                                              0,
0,
44,
44,
44
                                                                                                                                                                                               177777777777777777777777777777
                                                                                           4000 ps,
ID:4143,
ID:4143,
ID:4143,
ID:4143,
                                                                                           5000 ps,
                                                                                           7000 ps,
                                                                                                                                                                                                                                                                                        26333335555555555
                             time sub $4, $2, $3
                                                                                          8000 ps,
 D:4143.
                     at time or $4, $2, $3
ID:4143,
ID:4143,
ID:4143,
ID:4143,
ID:4143,
                    at time or $4, $2, $3
at time jal 13
at time div $4, $2, $3
at time jr $7
at time addi $4, $4, 2
at time sw $4, 3($6)
                                                                                                                                                                                                                                                                                                         10
10
10
10
10
10
10
10
10
                                                                                         10000 ps,
                                                                                        12000 ps,
13000 ps,
     :4143,
14000 ps,
15000 ps,
16000 ps,
ID:4143, at time
ID:4143, at time
ID:4143, at time
 D:4143,
                                                                                         17000 ps,
                                                                                         18000 ps,
                                                                                        19000 ps,
The final result of $s3 in memory is: 5
rtl/p3_tb.v:32: $finish called at 200 (100ps)
ID:4143, at time
C:\mathref{#work\mathref{#project3>gtkwave output.vcd}
GTKWave Analyzer v3.3.108 (w)1999-2020 BSI
[0] start time.
[20000] end time
```

노란색 글자는 그림판으로 추가한 것이며, 해당 pc의 코드를 나타냅니다.

제 손코딩과 똑같은 결과를 보였습니다. 해당하는 순간에 실행되는 pc를 보여주며, 그 실행이 된후의 레지스터0~3,4,7의 값입니다. 마지막 \$s3(r4)도 예상한 결과인 5가 나옴을 알 수 있습니다.


3. 모듈 설명

3-1 top module



모든 하위 모듈들이 속해있는 top 모듈입니다. tb에서는 이 모듈만 호출하며, 이 모듈이 다른 모든 모듈을 가지고 있습니다. cmd창에 호출을 위해서 레지스터 값들이 output으로 있습니다. rst은 Ons에서 1ns에서만 0입니다.

3-2 top module 내부



이름이 없는 선들이 있어서 제가 붙힌 이름들을 파란색으로 표시했습니다. mux밑에는 몇번 mux인지 적어놨으며, 따로 추가로 표기 안 한것들은 기존에 이름대로 썻습니다.

3번 mux에 sel이 뭔지 안 나와있어서 제가 생각한 결과 ~reg_write를 쓰면 write_data를 안쓸때 0이 되므로 그렇게 했습니다.

register와 7번 mux는 posedge clk에서 동작하며, control은 instruction이 바뀔때 동작하고, 나머지는 항상 동작합니다.(always@(*)) 이렇게 하면 instruction을 실행하고 난 후 다음pc가 pc에 바로 반영됩니다. 이 때, tb의 출력이 "실행한 pc, 그 instruction후 레지스터"로 뛰우기 위해 이전 pc를 보내야 해서 pc_delay모듈을 만들었습니다.

instruction memory,data memory,resister module들은 모듈 내부에서 if문을 이용해 reset이 0일때 초기화하도록 했습니다.rst이 0일때 7번 mux는 출력(pc)을 0을 내게 해서 pc를 0으로 초기화 했습니다.

각각의 모듈들은 알려진 기능을 그대로 수행하므로 제가 설명을 할필요는 없다고 생각해서 뺏습니다.

3-3 design conditions 충족

과제에서 9.design conditions를 만족해야 한다고 되어 있어서 그것을 만족하는지를 설명하겠습니다. synthesizable(4번째)과 레지스터와 FFs,memory는 posedge triggered되야 한다.(7번째)빼고는 다 만족했습니다.

1. 탑 모듈은 하위 모듈로만 구성


```
module top_module(pc_d,r0,r1,r2,r3,r4,r7,clk,rst);
  output [12:0] pc_d;
  output [15:0] r0,r1,r2,r3,r4,r7;
                 input clk;
                 wire [15:0] instruction;
                 wire [15:0] read_data1,read_data2;
wire [15:0] write_data;
                 wire [15:0] read data;
                 wire [15:0] m4_out;
wire [15:0] extended_data;
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
44
44
45
46
47
                 wire [15:0] alu_operand2;
wire [15:0] alu_result;
                 wire [12:0] a2_result;
wire [12:0] pc;
                 wire [12:0] m5 out.m6 out;
                 wire [2:0] pc_p2;
wire [2:0] write r;
wire [2:0] alu_con;
wire [1:0] reg_dst,mem_to_reg,alu_op;
                 wire jump,branch,mem_read,mem_write,alu_src,reg_write;
wire ze;
                 wire and out:
                 wire jr_cont;
                instruction_memory im(instruction,pc,rst);
resgiser regsters(r0,r1,r2,r3,r4,r7,read data1,read data1)
                 control con(reg_dst,jump,branch,mem_read,mem_to_reg,al
sign_extend ext(extended_data,instruction[6:0]);
                 add_1 a1(pc_p2,pc);
jr_control jrc(jr_cont,instruction[3:0],reg_dst);
                 add_2 a2(a2_result,pc_p2,extended_data[12:0]);
alu_control alu_c(alu_con,alu_op,instruction[3:0]);
                alu alu(alu_result,ze,alu_con,read_data1,alu_operand2)
andmod andmo(and_out,branch,ze);
data_memory_dm(read_data,alu_result,mem_read,mem_write
                pc_delay pcd(pc_d,clk,pc);
                 mux_1 m1(write_r,instruction[9:7],instruction[6:4],reg
                 mux_2 m2(alu_operand2,read_data2,extended_data,alu_src
                 mux_3 m3(write_data,m4_out,~reg_write);
mux_4 m4(m4_out,alu_result,read_data,{3
                 mux_5 m5(m5_out,pc_p2,a2_result,and_out);
mux_6 m6(m6_out,m5_out,instruction[12:0],jump);
                 mux 7 m7(pc,clk,m6_out,read_data1[12:0],rst,jr_cont);
```

2. adder와 mux는 parameter를 써서 설계

```
module add 1 (out, in);
                                                   393
                                                          module mux 1 (out, in1, in2, sel);
244
                                                   394
                                                   395
                                                              localparam length=3;
245
            localparam length=13;
                                                   396
246
            output reg[length-1:0] out;
                                                   397
                                                              output reg[length-1:0] out;
247
                                                   398
248
            input [length-1:0] in;
                                                   399
                                                              input [length-1:0] in1;
249
                                                   400
                                                              input [length-1:0] in2;
250
            always @(*) begin
                                                   401
                                                              input[1:0] sel;
251
                 out=in+1;
                                                   402
252
            end
                                                   403
                                                              always @(*) begin
253
        endmodule
                                                   404
                                                                  case (sel)
                                                   405
                                                                      0: out=in1;
                                                                      1: out=in2;
                                                   406
                                                   407
                                                                      2: out=7;
                                                   408
                                                                  endcase
                                                   409
                                                              end
                                                   410
                                                          endmodule
```


둘 다 길이를 localparameter를 써서 했습니다.


3. 메모리를 가장 편리한 방법대로 초기화



위에서 말했듯이 모듈내부에서 reset이 0일때 초기화 했습니다.

5. pc는 13bit며 1씩 증가 - 13bit이며, branch나 jump가 아니면 1씩 증가합니다.





벡터 어레이는 따로 확인 할 수 없어서 아웃풋이 안나오는 r5,6도 wire 선언을 해서 결과를 띄운 것입니다.(코드에 반영되어 있습니다.) 보면 알수있듯이 맨 처음 모두 0으로 초기화됬으며, r0, r6은 상수 0입니다.

- 8. 모든 순차 요소는 reset=0일때 초기화- 메모리들과 레지스터,7번 mux모두 rst=0일때 초기화됩니다.
- 9. 인풋:rst,clk, 아웃풋: current_instr 필요 : 그것들이 있으며, 추가로 출력을 위해 레지스터들도 아웃풋으로 설정했습니다.

4. 코드

4-1 p3.tb.v

```
`timescale lns/100ps
     module misc();
        reg clk;
         reg rst;
         wire[12:0] current_inst;
 8
         wire[15:0] r0,r1,r2,r3,r4,r7;
 9
10
         top_module top(current_inst,r0,r1,r2,r3,r4,r7,clk,rst);
11
12
         always begin
         #0.5 clk = ~clk;
13
14
16
17
    日
         always begin
18
              $write("ID:4143, at time");
19
              $write($time);
20
              $write("000 ps, PC = %d, RF[0, 1, 2, 3, 4, 7] is: %d,%d,%d,%d,%d,%d\n",current_inst,r0,r1,r2,r3,r4,r7);
21
22
23
         end
   早
         initial begin
         rst=0;
         clk=1;
24
25
          #1 rst=1;
26
         end
         initial begin
         $dumpfile("output.vcd");
29
30
         $dumpvars(0);
         #20 $write("The final result of $s3 in memory is: %d\n",r4);
31
         $finish;
32
33
         end
34
35 endmodule
```

4-2 p3.v

1) top module

```
module top_module(pc_d,r0,r1,r2,r3,r4,r7,c1k,rst);
  output [12:0] pc_d;
  output [15:0] r0,r1,r2,r3,r4,r7;
                input clk;
                input rst;
                wire [15:0] instruction;
                wire [15:0] read_data1,read_data2;
wire [15:0] write data;
                wire [15:0] read_data;
                wire [15:0] m4_out;
wire [15:0] extended_data;
14
15
                wire [15:0] alu_operand2;
                wire [15:0] alu_result;
wire [12:0] a2_result;
17
18
                wire [12:0] pc;
                wire [12:0] m5_out,m6_out;
                wire [12:0] pc_p2;
                wire [2:0] write_r;
wire [2:0] alu_con;
wire [1:0] reg_dst,mem_to_reg,alu_op;
20
21
23
24
                wire jump, branch, mem_read, mem_write, alu_src, reg_write;
                wire ze;
                wire and_out;
26
27
                wire jr_cont;
                instruction_memory im(instruction,pc,rst);
                resgiser regsters(r0,r1,r2,r3,r4,r7,read_data1,read_data2,clk,instruction[12:10],instruction[9:7],reg_write,rst,write_data,write_r);
control con(reg_dst,jump,branch,mem_read,mem_to_reg,alu_op,mem_write,alu_src,reg_write,instruction[15:13]);
29
30
                sign_extend ext(extended_data,instruction[6:0]);
32
                add_1 a1(pc_p2,pc);
jr_control jrc(jr_cont,instruction[3:0],reg_dst);
                add 2 a2(a2_result,pc_p2,extended_data[12:0]);
alu_control alu_c(alu_con,alu_op,instruction[3:0]);
alu_alu(alu_result,ze,alu_con,read_data1,alu_operand2);
34
35
36
37
38
                andmod andmo(and_out,branch,ze);
                data_memory dm(read_data,alu_result,mem_read,mem_write,rst,read_data2);
                pc_delay pcd(pc_d,clk,pc);
40
                mux 1 m1(write r,instruction[9:7],instruction[6:4],reg dst);
                mux_2 m2(alu_operand2, read_data2, extended_data, alu_src);
               mux_3 m3(write_data,m4_out,reg_write);
mux_4 m4(m4_out,alu_result,read_data,(3'b000,pc_p2),mem_to_reg);
mux_5 m5(m5_out,pc_p2,a2_result,and_out);
mux_6 m6(m6_out,m5_out,instruction[12:0],jump);
mux_7 m7(pc,clk,m6_out,read_data1[12:0],rst,jr_cont);
43
44
46
          endmodule
49
```

```
2)그 이외
     module instruction memory(instruction,pc,rst);
52
53
         output reg[15:0] instruction;
54
55
         input[12:0] pc;
56
         input rst;
57
58
         reg[15:0] instruction_set[22:0];
59
60
         always @ (*) begin
61
             if(rst==0) begin
                 instruction_set[0]<=16'b1001100100000001;
62
63
                 instruction set[1] <= 16'b1001100110000010;
                 instruction_set[2]<=16'b0000100111000000;
64
65
                 instruction set[3] <= 16'b0000100110010100;
                instruction_set[4]<=16'b1100010000000010;
66
67
                 instruction_set[5] <= 16'b0000100111000010;
                instruction_set[6]<=16'b01000000000001000;
68
                instruction_set[7]<=16'b0000100111000001;
69
                instruction_set[8]<=16'b00001001110000011;
70
71
                 instruction set[9] <= 16'b0110000000001101;
                instruction set[10] <= 16'b1111001000000010;
72
                 instruction set[11] <= 16'b10111010000000011;
73
                instruction_set[12]<=16'b01000000000001111;
74
75
                 instruction set[13] <= 16'b0000100111000110;
                 instruction_set[14]<=16'b0001110000001000;
76
                 77
                78
79
                 instruction_set[18] <=16'b0000000000000000;
80
                 81
                 82
83
                 84
85
86
             instruction=instruction_set[pc];
87
         end
88
     endmodule
0.0
     module resgiser(r0,r1,r2,r3,r4,r7,read_data1,read_data2,clk,read_r1,read_r2,reg_write,rst,write_data,write_r);
90
91
        output [15:0] read data1, read data2;
92
        output [15:0] r0,r1,r2,r3,r4,r7;
93
94
        input [2:0] read_r1,read_r2;
95
        input rst, reg_write;
96
         input [15:0] write data;
        input [2:0] write_r;
97
98
        input clk;
99
        reg [15:0] register[7:0];
        wire [15:0] r5,r6;
         always @ (posedge clk) begin
            if(rst==0) begin
04
               register[0]<=0;
               register[1]<=0;
               register[2]<=0;
               register[3]<=0;
               register[4]<=0;
               register[5]<=0;
               register[6]<=0;
               register[7]<=0;
14
115
            if(reg write==1&&write r!=0) begin //0일때 쓰이는 일이 없도록
```

register[write r] <= write data;

116

118

end

```
assign read_data1=register[read_r1];
          assign read data2=register[read r2];
          assign r0=register[0];
24
          assign rl=register[1];
125
          assign r2=register[2];
          assign r2=register[2];
          assign r3=register[3];
          assign r4=register[4];
129
          assign r5=register[5];
130
          assign r6=register[6];
          assign r7=register[7];
132
      endmodule
134 o module control(reg_dst,jump,branch,mem_read,mem_to_reg,alu_op,mem_write,alu_src,reg_write,instruction
135
            output reg jump, branch, mem read, mem write, alu src, reg write;
            output reg [1:0] reg_dst,mem_to_reg,alu_op;
136
137
138
            input [2:0] instruction;
139
            always @ (instruction) begin
140
                case (instruction)
                    0: begin //R-type
141
142
                        reg_dst=1;
                        alu_src=0;
143
144
                        mem to reg=0;
145
                        reg_write=1;
146
                        mem read=0;
147
                        mem_write=0;
148
                        branch=0;
149
                        alu op=0;
150
                        jump=0;
151
                    end
152
                    1: begin //slti
153
                        reg dst=0;
154
                        alu src=1;
155
                        mem to reg=0;
156
                        reg_write=1;
157
                        mem read=0;
158
                        mem_write=0;
159
                        branch=0;
160
                        alu op=2;
                        jump=0;
161
162
                    end
163
                    2: begin //j
164
                        reg_dst=0;
                        alu_src=0;
165
166
                        mem to reg=0;
167
                        reg_write=0;
168
                        mem read=0;
169
                        mem write=0;
170
                        branch=0;
171
                        alu op=0;
172
                        jump=1;
173
```

```
174
                  3: begin //jal
175
                      reg_dst=2;
176
                      alu_src=0;
                      mem_to_reg=2;
177
178
                      reg_write=1;
179
                      mem read=0;
180
                      mem write=0;
181
                      branch=0;
                      alu op=0;
183
                      jump=1;
184
185
                  4: begin //lw
186
                      reg_dst=0;
187
                      alu src=1;
188
                      mem_to_reg=1;
189
                      reg write=1;
                      mem_read=1;
190
191
                      mem write=0;
192
                      branch=0;
193
                      alu op=3;
194
                      jump=0;
195
                  end
196
                      5: begin //sw
197
                          reg dst=0;
198
                          alu src=1;
199
                          mem to reg=0;
200
                          reg_write=0;
201
                          mem read=0;
202
                          mem write=1;
203
                          branch=0;
204
                           alu op=3;
205
                           jump=0;
206
                      end
207
                      6: begin //beq
208
                           reg dst=0;
209
                          alu src=0;
210
                          mem to reg=0;
211
                          reg_write=0;
212
                          mem_read=0;
213
                          mem write=0;
214
                          branch=1;
215
                           alu op=1;
216
                           jump=0;
218
                      7: begin //addi
219
                           reg dst=0;
220
                           alu src=1;
221
                           mem to reg=0;
222
                           reg write=1;
223
                           mem read=0;
224
                           mem write=0;
225
                           branch=0;
226
                           alu_op=3;
227
                           jump=0;
228
                      end
229
                  endcase
230
             end
231
        endmodule
```

```
232
233 module sign extend(out,in);
234
           output reg [15:0] out;
235
236
           input [6:0] in;
237
           always @(*) begin
238
               if(in[6]==1) out={9'b1111111111, in};
239
               else out={9'b000000000,in};
240
           end
241
      endmodule
242
243 module add 1(out,in);
244
245
           localparam length=13;
246
           output reg[length-1:0] out;
247
248
           input [length-1:0] in;
249
250
           always @ (*) begin
251
               out=in+1;
252
           end
253
       endmodule
254
255  module jr control(out,in,reg dst);
          output reg out;
256
257
258
          input[3:0] in;
259
          input[1:0] reg dst;
260
          always @ (*) begin
               if(in==8&&reg dst==1) //이것을 만족할때는 jr뿐이므로 alu op대신 reg dst를 썻습니다.
261
                            //(그렇지 않으면, j나jal가 주소 값 끝이 8이면 오작동할 것입니다.)
262
                  out=1;
263
               else
264
                   out=0;
265
           end
     endmodule
266
267
268 module add 2 (out, in1, in2);
269
270
           localparam length = 13;
271
272
          output[length-1:0] out;
273
274
          input [length-1:0] in1,in2;
275
276
          assign out=in1+in2;
277
      endmodule
```

```
2/8
279 module alu control (out, alu op, in);
280
          output reg [2:0] out;
281
282
          input[1:0] alu op;
283
          input[3:0] in;
284
285
          always @ (*) begin
286
               case (alu op)
                  0: begin //R-type
287
288
                  if (in==8) out=7;
289
                  else out =in[2:0];
290
                   end
291
                   1: out=1; //beq-> sub수행해야 하므로 1
292
                   2: out=4; //slti-> slt수행해야 하므로 4
293
                   3: out=0; //addi-> add수행해야 하므로 0
294
               endcase
295
           end
296
     endmodule
299 module alu(alu result, ze, alu con, alu operand1, alu operand2);
300
301
           output reg ze;
302
           output reg [15:0] alu result;
303
304
           input[2:0] alu con;
305
           input[15:0] alu operand1,alu operand2;
306
307
          always @ (*) begin
308
               case (alu con)
309
                  0:alu result=alu operand1+alu operand2; //add
310
                  1:alu result=alu operand1-alu operand2; //sub
311
                  2:alu result=alu operand1&alu operand2; //and
312
                  3:alu result=alu operand1|alu operand2; //or
313
                  4: begin //slt
314
                       if (alu operand1<alu operand2) alu result=1;
315
                       else alu result=0;
316
                   end
                   5:alu result=alu operand1*alu operand2; //mul
317
318
                   6:alu result=alu operand1/alu operand2; //div
319
                   7: ; //jr
320
               endcase
321
           if (alu result==0) ze=1;
322
           else ze=0;
323
           end
324
325
      endmodule
326
327  module andmod(out,in1,in2);
328
          output out;
329
           input in1, in2;
331
332
           assign out=in1*in2; //1비트라 이렇게 해도 됩니다.
333
      endmodule
```

```
335 o module data_memory(read_data,address,mem_read,mem_write,rst,write_data_dm);
336
           output reg [15:0] read data;
337
338
           input [15:0] address;
339
           input mem read, mem write;
340
           input [15:0] write data dm;
341
           input rst;
342
343
           reg[15:0] data set[23:0];
344
345
           always @ (*) begin
346
               if(rst==0) begin
347
                    data set[0]=16'b00000000000000000;
348
                    data set[1]=16'b0000000000100011;
                    data set[2]=16'b00000000000001001;
349
350
                   data set[3]=16'b0000000000110001;
351
                    data set[4]=16'b0000000011001001;
352
                    data set[5]=16'b0000000000111100;
353
                    data set[6]=16'b0000000011011011;
354
                    data set[7]=16'b0000000000000111;
355
                    data set[8]=16'b1110000100101000;
356
                   data set[9]=16'b0101001111000101;
357
                   data set[10]=16'b1001011110001001;
358
                    data set[11]=16'b1101001111011111;
359
                   data set[12]=16'b1011100110010001;
360
                    data set[13]=16'b0000010001100101;
361
                    data set[14]=16'b0001110001010110;
362
                    data set[15]=16'b0001001011100100;
                    data set[16]=16'b0110100000111001;
363
364
                    data set[17]=16'b1111100000101011;
365
                    data set[18]=16'b0011110101111001;
366
                    data set[19]=16'b1011000001110001;
367
                    data set[20]=16'b0010000111100110;
368
                    data set[21]=16'b1101000011001010;
369
                    data set[22]=16'b0111011100001110;
370
                    data set[23]=16'b1111110110111001;
371
               end
372
373
               if (mem write==1) begin
374
                    data set[address] = write data dm;
375
               end
376
               else if (mem read==1) begin
377
                    read data=data set[address];
378
               end
379
           end
380
       endmodule
381
382
       module pc delay (out, clk, in);
383
           output reg[12:0] out;
384
385
           input[12:0] in;
386
           input clk;
387
388
           always @ (posedge clk) begin
389
               out=in;
390
           end
391 endmodule
```

```
393
       module mux 1(out,in1,in2,sel);
394
395
           localparam length=3;
396
397
           output reg[length-1:0] out;
398
399
           input [length-1:0] in1;
           input [length-1:0] in2;
400
401
           input[1:0] sel;
402
403
           always @(*) begin
404
                case (sel)
405
                    0: out=in1;
406
                    1: out=in2;
                    2: out=7;
407
408
                endcase
409
           end
410
      endmodule
411
412
      module mux 2 (out, in1, in2, sel);
413
414
           localparam length = 16;
415
416
           output reg [length-1:0] out;
417
418
           input [length-1:0] in1;
419
           input [length-1:0] in2;
420
           input sel;
421
           always @ (*) begin
422
               case (sel)
423
                   0: out=in1;
424
                   1: out=in2;
425
               endcase
426
           end
427
      endmodule
428
429
      module mux 3(out,in1,sel);
430
431
           localparam length = 16;
432
433
           output reg [length-1:0] out;
434
435
           input [length-1:0] in1;
           input sel;
436
437
438
           always @(*) begin
439
               case (sel)
440
                   0: out=in1;
441
                   1: out=16'b0;
442
               endcase
443
           end
444
      endmodule
```

```
446
        module mux 4(out,in1,in2,in3,sel);
 447
 448
             localparam length = 16;
 449
 450
             output reg [length-1:0] out;
 451
452
             input [length-1:0] in1;
453
             input [length-1:0] in2;
 454
             input [length-1:0] in3;
 455
             input[1:0] sel;
 456
 457
             always @(*) begin
458
                 case (sel)
459
                      0: out=in1;
460
                      1: out=in2;
461
                      2: out=in3;
462
                 endcase
463
           end
464
       endmodule
465
466
       module mux 5 (out, in1, in2, sel);
467
468
           localparam length = 13;
469
470
           output reg [length-1:0] out;
471
472
           input [length-1:0] in1;
473
           input [length-1:0] in2;
474
           input sel;
475
476
           always @ (*) begin
               case (sel)
477
478
                   0: out=in1;
479
                   1: out=in2;
480
               endcase
481
           end
482
       endmodule
483
484
       module mux 6(out, in1, in2, sel);
485
486
           localparam length = 13;
487
488
           output reg [length-1:0] out;
489
490
           input [length-1:0] in1;
491
           input [length-1:0] in2;
492
           input sel;
493
494
     昌
           always @(*) begin
495
               case (sel)
496
                   0: out=in1;
497
                    1: out=in2;
498
               endcase
499
           end
500
       endmodule
501
502
       module mux 7(out,clk,in1,in2,rst,sel);
503
504
           localparam length = 13;
```

```
505
506
           output reg [length-1:0] out;
507
508
           input [length-1:0] in1;
509
           input [length-1:0] in2;
510
           input sel;
511
           input rst;
512
           input clk;
513
514
           always @ (posedge clk) begin
515
               if (rst==0)
516
                    out <= 0;
517
               else begin
518
                    case (sel)
519
                       0: out<=in1;</pre>
520
                        1: out <= in 2;
                    endcase
521
522
               end
523
           end
524
     endmodule
```