

No. 4364A

LC6543N/F/L. 6546N/F/L

CMOS LSI SINGLE-CHIP 4-BIT MICROCOMPUTER FOR SMALL-SCALE CONTROL-ORIENTED APPLICATIONS

Overview

The LC6543N/F/L, LC6546N/F/L belong to our single-chip 4-bit microcomputer LC6500 series fabicated using CMOS process technology and are suited for use in small-scale control-oriented applications. Their basic architecture and instruction set are the same. Application areas include audio equipment (tape deck, player, etc.), office equipment, communications equipment, car equipment, home appliances as well as circuits so far formed with the standard logic circuits and applications where the number of controls is small. The LC6543N/F/L, LC6546N/F/L have relation to the LC6543C/H, LC6546C/H. The C version can be replaced by N version, and the H version by F version (a part of the function is different). The L version is added as a low voltage version. The following show the careful difference of C and N version when you replace C version with N version.

			C version	N version
	Operation	ng Temperature	-30°C to +70°C	-40°C to +85°C
	1-pin C	oscillation	exist	not exist
r T	400kHz	MURATA	C1=C2=330pF	C1=C2=220pF
Constant			R=0Ω	R=2.2kΩ
ල් 800	800kHz	MURATA	C1=C2=220pF	C1=C2=100pF
on			R=0Ω	R=2.2KΩ
Oscillation	ľ	KYOCERA	C1=C2=220pF	C1=C2=100pF
Sci		į.	R=0Ω	
Cito	1MHz	MURATA	C1=C2=220pF	C1=C2=100PF
<u></u>			R=0Ω	R=2.2kΩ

- 2-pin CR fixed-frequency oscillator with small frequency tolerance.
- ** Other options shown in table on the left.

(Note) The suffix of recommend oscillation is changed C version and N version, but the characteristics are no change.

Features

- 1) CMOS technology for a low-power operation (with instruction-controlled standby function)
- 2) ROM/RAM

LC6543N/F/L ROM: 2K x 8bits, RAM: 128 x 4bits LC6546N/F/L ROM: 1K x 8bits, RAM: 64 x 4bits

- 3) Instruction set: 80 instructions common to the LC6500 series
- 4) Wide operationg voltage range form 2.2V to 6.0V (L version)
- 5) Instruction cycle time of 0.92µs (F version)
- 6) On-chip serial I/O port

Continued on next page.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

Specifications and information herein are subject to change without notice.

Continued from preceding page.

7) Flexible I/O port

• Number of ports: 7 ports/25 pins max.

• All ports

: Input/output common

Input/output voltage 15V max. (open drain type)

Output current 20mA max. (sink current) (LED direct drivable)

• Option selectable for your intended system

A. Open drain output, pull-up resistor: Single-bit select for all ports

B. Output level at the reset mode

: 4-bit select of H/L level for port C/D

8) Interrupt function

Vectored interrupt by timer overflow (instruction-testable)

Vectored interrupt by INT pin or completion of transmit/receive at serial I/O port (instruction-testable)

9) Stack level: 4 levels (common with interrupt)

10) Timer: 4-bit prescaler + 8-bit programmable timer

11) Clock oscillation option selectable for your intended system

• Oscillator option: 2-pin RC oscillaion (N, L version)

2-pin ceramic resonator oscillation, 1-pin external clock input (N,F,L version)

• Predivider option: No predivider, 1/3 predivider, 1/4 predivider (N, L version)

12) Burst pulse (64 x cycle time) output function


Function Table

runcu	on lable			
	Item	LC6543N/46N	LC6543F/46F	LC6543L/46L
_	ROM	2048 x 8 bits (43N)	2048 x 8 bits (43F)	2048 x 8 bits (43L)
힏		1024 x 8 bits (46N)	1024 x 8 bits (46F)	1024 x 8 bits (46L)
Memory	RAM	128 x 4 bits (43N)	128 x 4 bits (43F)	128 x 4 bits (43L)
l i		64 x 4 bits (46N)	64 x 4 bits (46F)	64 x 4 bits (46L)
Instruc	Instruction set	80	80	80
₹	Table read	With	With	With
	Interrupt	External 1, Internal 1	External 1, Internal 1	External 1, Internal 1
痹	Timer	4bit-prescaler + 8-bit timer	4bit-prescaler + 8-bit timer	4bit-prescaler + 8-bit timer
On-chip function	Stack level	4	4	4
Ě	Standby function	Standby available	Standby available	Standby available
		by HALT instruction	by HALT instruction	by HALT instruction
	Number of ports	I/O 25 max.	I/O 25 max.	I/O 25 max.
ᅜ	Serial port	4/8-bit I/O	4/8-bit I/O	4/8-bit I/O
Input/output port	I/O voltage	15V max.	15V max.	15V max.
dt d	Output current	10mA typ. 20mA max.	10mA typ. 20mA max.	10mA typ. 20mA max.
San	I/O circuit configuration	Open drain (N channel) or p	ull-up resistor-provided output s	electable bit by bit.
Ē	Output level at reset mode	"H" or "L" level selectable por	rt by port (port C, D only)	
	Burst pulse output	Available	Avilable	Avilable
	Minimum cycle time	2.77μs (VDD≥4V)	0.92μs (VDD≥4.5V)	3.84µs (VDD≥2.2V)
Str		6.0μs (VDD≥3V)		
Charac- teristic	Supply voltage	3 to 6V	4.5 to 6V	2.2 to 6V
L	Current dissipation	2.5mA typ.	4mA typ.	2.5mA typ.
ج	Resonator	RC (850kHz,400kHz typ.)		RC (400kHz typ.)
lati		ceramic (400k,800k,1MHz,	ceramic 4MHz	ceramic (400k, 800k, 1MHz,
Oscillation		4MHz)		4MHz)
0	predivider option	1/1,1/3,1/4	1/1	1/1, 1/3, 1/4
Other	Package	DIP30 shrink type, MFP30S	DIP30 shrink type, MFP30S	DIP30 shrink type, MFP30S

(Note) Information on the resonator and oscillation circuit constants will be presented as soon as the recommended circuit is determined.


Pin Assignment

Common to DIP • MFP




Package Dimensions

3073A (unit: mm)



SANYO: MFP30S

3061 (unit: mm)



SANYO: DIP30S

Pin Name


OSC1, OSC2	:	C, R or ceramic resonator for OSC	PG 0-3	:	Input/output common port G 0-3
RES	:	Reset	PI 0	:	Input/output common port I0
PA 0-3	:	Input/output common port A 0-3	TEST	:	Test
PC 0-3	:	Input/output common port C 0-3	INT	:	Interrupt request pin
PD 0-3	:	Input/output common port D 0-3	SI	:	Serial input pin
PE 0-3	:	Input/output common port E 0-3	SO	:	Serial output pin
PF 0-3	:	Input/output common port F 0-3	SCK	:	Serial clock input/output pin

(Note)

- The SI, SO, SCK, and INT pins are common to the PF0 to PF3 pins respectively.
- The OSC2 pin and PI0 pin are common to each other, but are mutually exclusive. Either pin user-selectable.

System Block Diagram

LC6543N/F/L, LC6546N/F/L



Note 1. The PIO pin and OSC2 pin are common to each other, but are mutually exclusive. Either pin is user-selectable.

RAM	:	Data memory	ROM		Program memory
F					•
-	:	Flag	PC	:	Program counter
WR	:	Working register	INT	:	Interrupt control
AC	:	Accumulator	IR	:	Instruction register
ALU	:	Arithmetic and logic unit	I.DEC	:	Instruciton decoder
DP	:	Data pointer	CF,CSF	:	Carry flag, carry save flag
E	:	E register	ZF, ZSF	₹;	Zero flag, zero save flag
CTL	:	Control register	EXTF	:	External interrupt request flag
OSC	:	Oscillator	TMF	:	Internal interrupt request flag
TM	:	Timer			

STS : Status register

Development Support Tools

The following are available to support the program development for the LC6543, LC6546.

(1) User's Manual

"LC6554 Series User's Manual" No. 21B

(2) Development Tool Manual

For the EVA-410 system, refer to the desciption of Development support tool in "LC6554 Series Use's Manual". For the EVA-800 system, refer to "EVA-800. LC6554 Series Development Tool Manual".

(3) Development Tools

- A. For program development (EVA-410 system)
 - 1. MS-DOS for host system (Note 1)
 - 2. MS-DOS base cross assembler: <LC65S.EXE>
 - 3. Evaluation kit (EVA-410C)
 - 4. Evaluation kit target board (EVA-TB6543/46), evaluation chip (LC6594)

B. For program evaluation


- 1. New piggyback (LC65PG43/46-A)
 - Small package
 - The socket for pin-to-pin conversion is not required.
 - For detailed information on how to use it, refer to page 32 of this catalog.
- 3. During development EPROM built-in microcomputer (LC65E43)

2. Piggyback (LC65PG43/46)


• The socket for pin-to-pin conversion is required.

Note. For notes for program evaluation, do not fail to refer to '5-3-4. Notes when evaluating programs for the LC6543/46' in "LC6554 Series User's Manual".

EVA-410 System



Piggyback




C. For program development (EVA-800 system)

- 1. MS-DOS for host system (Note 1)
- 2. Cross assembler.....MS-DOS base cross assembler: <LC65S, EXE>
- 3. Evaluation chip: LC6594
- 4. Emulator : EVA-800 emulator and evaluation boards

Appearance of Development Support System

EVA-800 System



(Note 1) MS-DOS: Tradmark of Microsoft Corporation

(Note 2) The EVA-800 is a general term for emulator. A suffix (A, B,...) is added at the end of EVA-800 as the EVA-800 is improved to be a newer version. Do not use the EVA-800 with no suffix added.


Pin Name	Pins	I/O	Function	Option	Reset Mode
VDD	1	_	Power supply	-	_
VSS	1	_			
OSC1	1	Input	 Pin for externally connecting RC, 	1) 1-pin external clock inpu	
			ceramic resonator for system	2) 2-pin RC OSC	•
• 1	i		clock generation.	3) 2-pin ceramic resonator	٠
	:		 For 1-pin external clock input, 	OSC ·	
			the PI0/OSC2 pin is used as I/O	4) Predivider option	
			port PIO.	1. No predivider	
			• For 2-pin RC OSC, 2-pin ceramic	2. 1/3 predivider	
			resonator OSC, the PI0/OSC2	3. 1/4 predivider	
			pin is used as OSC pin OSC2.		
PA 0 to PA 3	4	Input/	• I/O port A0 to 3	1) Open drain type output	•"H"output (Out-
		output	4-bit input (IP instruction)	2) With pull-up resistor	put Nch transis
	1		4-bit output (OP instruction)	1), 2) : Specified bit by bit	tor : OFF)
	<u> </u>		Single-bit decision (BP, BNP		
	İ		instruction)		
			Single-bit set/reset (SPB, RPB		
			instruction)		
			 Standby is controlled by PA3 		
			(or PA0 to 3).		·
			• The PA3 (or PA0 to 3) pin must		
	1	1	be free from chattering during the		
			HALT instruction execution cycle		:
PC 0 to PC 3	4	Input/	• I/O port C0 to 3	1) Open drain type output	• "H" output
		output	Same as for PA0 to 3 (Note)		• "L" output
			Option permits output at the	2) With pull-up resistor	(Option -
			reset mode to be "H" or "L".	3) Output at reset mode:"H"	selectable)
		}	(Note) No standby control	4) Output at reset mode:"L"	
	1		function is provided.	• 1), 2): Specified bit by bit	
]	ļ		• 3), 4): Specified in a	
	ļ			group of 4 bits	
PD0 to PD3	4	Input/	• I/O port D0 to 3	Same as for PC0 to 3	Same as for PC0
	<u>ļ</u>	output	Same as for PC0 to 3		to 3
PE 0 to PE 3	4	Input/	• I/O port E0 to 3	1) Open drain type output	•"H"output (Out-
	1	output	,	2) With pull-up resistor	put Nch transis-
Ì			4-bit output (OP instruction)	1), 2) : Specified bit by bit	tor : OFF)
		}	Single-bit set/reset (SPB, RPB		
1.		1	instruction)		
			Single-bit decision (BP, BNP		
1			instruction)		
	'		• PE0: With burst pulse (64Tcyc)	1	
			output function		<u> </u>

Pin Name	Pins	I/O	Function	Option	Reset Mode
PF 0 / SI	4	Input/	I/O port F0 to 3	Same as for PE0 to 3	Same as for PE0
PF 1 / SO		output	Same as for PE0 to 3 (Note)		to 3
PF 2 / SCK			• PF0 to 3 : Common with serial		Serial port :
PF3/INT		_	interface, INT input.		Disable
			Progaram-selectable		Interrupt source:
			SI •••• Serial input port		ĪNT
			SO ••• Serial output port		
			SCK • • Serial clock input/output		
. '			INT •••Interrupt request input	,	
<u>'</u>	•		4-bit/8-bit serial input/output is		}
			program-selectable.		1
ļ			(Note) No burst pulse output	-	
			function is provided.		
PG 0 to PG 3	4	Input/	• I/O port G0 to 3	Same as for PE0 to 3	Same as for PE0
		output	Same as for PE0 to 3 (Note)		to 3
			(Note) No burst pulse output		
			function is provided.		
PI 0 / OSC2	1	Input-	• I/O port I0	Same as for PG0 to 3	Same as for PG0
		output/	Same as for PG0 to 3		to 3
		output	Single-bit configuration		
		1	• For 2-pin OSC, this pin is used		
]	as the OSC2 pin, providing no		
		<u> </u>	function as I/O port.	ļ	ļ
RES	1	Input	Systen reset input		
		1	• For power-up reset, C is con-]
			nected externally.		·
			For reset restart, "L" level is		
]	applied for 4 clock cycles or		
		<u> </u>	more.		
TEST	1	Input	• LSI test pin		
			Normally connected to VSS		

Oscillator circuit option

Option Name	Circuit	Conditions, etc.
1. External clock		The PI 0 / OSC2 pin is used as port PI0.
2. 2-pin RC OSC	Cext OSC 1 Pis/OSC2 Rext	The PI 0 / OSC2 pin is used as OSC pin OSC2, providing no function as port.
3. Ceramic resonator OSC	Coramic Ple/OSC2 Ple/OSC2 R	The PI 0 / OSC2 pin is used as OSC pin OSC2, providing no function as port.

Predivider Option



Note: The OSC option and predivider option are summarized below. Full care must be exercised.

Table of OSC, predivider Option of LC6543N/46N, 43F/46F and 43L/46L

LC6543N, L6546N

Circuit Configuration	Frequency	Predivider Option	VDD Range	Remarks		
Ceramic resonator OSC	400kHz	(Cycle Time) 1/1 (10 μs)	3 to 6V	Unusable with 1/3, 1/4		
				predivider		
	800kHz	1/1 (5 μs)	4 to 6V			
		1/3 (15 μs)	4 to 6V			
	<u> </u>	1/4 (20 μs)	4 to 6V			
. ,,,,,	1MHz	1/1 (4 μs)	4 to 6V			
		1/3 (12 µs)	4 to 6V			
		1/4 (16 μs)	4 to 6V			
	4MHz	1/3 (3 μs)	4 to 6V	Unusable with 1/1 predivider		
		1/4 (4 μs)	4 to 6V	-		
1-pin external clock	200k to 667kHz	1/1 (20 to 6µs)	3 to 6V			
	600k to 2000kHz	1/3 (20 to 6µs)	3 to 6V			
•	800k to 2667kHz	1/4 (20 to 6µs)	3 to 6V			
	200k to 1444kHz	1/1 (20 to 2.77μs)	4 to 6V			
•	600k to 4330kHz	1/3 (20 to 2.77µs)	4 to 6V			
· 	800k to 4330kHz	1/4 (20 to 3.70µs)	4 to 6V			
External clock by 2-pin	Same as above					
RC OSC circuit				•		
2-pin RC	Used with 1/1pred	divider,recommended	3 to 6V			
•	constants. If used	with other than	4 to 6V			
	recommended con	stants, the frequency,	predivider			
	option, VDD range	must be the same as	for 1-pin	•		
	external clock.		•			
External clock input to the	The ceramic oscillation circuit cannot be driven by external clock.					
ceramic oscillation circuit	L	To drive the circuit with external clock, select the external clock option or the 2-pin				
	RC option.	,		•		

LC6543F, L6546F

Circuit Configuration	Frequency	Predivider Option	VDD Range	Remarks	
		(Cycle Time)			
Ceramic resonator OSC	4MHz	1/1 (1µs)	4.5 to 6V		
1-pin external clock	200k to 4430kHz	1/1 (20 to 0.92µs)	4.5 to 6V		
External clock input to the	The ceramic oscill	ation circuit cannot b	e driven by exte	rnal clock.	
ceramic oscillation circuit	To drive the circuit with external clock, select the external clock option.				

LC6543L, L6546L

Circuit Configuration	Frequency	Predivider Option	VDD Range	Remarks		
		(Cycle Time)	,			
Ceramic resonator OSC	400kHz	1/1 (10 µs)	2.2 to 6V	Unusable with 1/3, 1/4 predivider		
	800kHz	1/1 (5 μs)	2.2 to 6V			
		1/3 (15 μs)	2.2 to 6V			
		1/4 (20 μs)	2.2 to 6V			
	1MHz	1/1 (4 μs)	2.2 to 6V			
		1/3 (12 μs)	2.2 to 6V	,		
		1/4 (16 μs)	2.2 to 6V			
	4MHz	1/4 (4 μs)	2.2 to 6V	Unusable with 1/1, 1/3		
				predivider		
1-pin external clock	200k to 1040kHz	1/1 (20 to 3.84µs)	2.2 to 6V			
	600k to 3120kHz	1/3 (20 to 3.84µs)	2.2 to 6V			
	800k to 4160kHz	1/4 (20 to 3.84μs)	2.2 to 6V			
External clock by 2-pin	Same as above					
RC OSC circuit						
2-pin RC	Used with 1/1pred	divider,recommended	2.2 to 6V			
	constants. If used	with other than recom				
	constants, the freq	juency, predivider opt				
	range must be the	same as for 1-pin exter	mal clock.			
External clock input to the	The ceramic oscillation circuit cannot be driven by external clock.					
ceramic oscillation circuit	To drive the circuit with external clock, select the external clock option or the 2-pin					
	RC option.			-		

Option of ports C, D Output Level at the Reset Mode

For input/output common ports C, D either of the following two output levels may be selected in a group of 4 bits during reset by option.

Option Name	Conditions, etc.
1. Output at the reset mode: "H" level	All of 4 bits of ports C, D
2. Output at the reset mode: "L" level	All of 4 bits of ports C, D

Option of Port Output Configuration

For each input/output common port, either of the following two output configurations may be selected by option .

Option Name	Circuit	Conditions, etc.
1. Open drain output		Unapplicable to port PI0/OSC2 when 2-pin RC OSC or ceramic resonator OSC is selected.
2. Output with pull-up resistor		

LC6543N, 6546N

1. Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Conditions	Pins	Limits	unit
Maximum	VDD max		VDD	-0.3 to +7.0	v
supply voltage					
Output voltage	VO		OSC2	Allowable up to	V
				voltage generated	ľ
Input voltage	VI(1)		OSC1 (*1)	-0.3 to VDD+0.3	V
	VI(2)		TEST, RES	-0.3 to VDD+0.3	V
Input/output	VIO(1)		Port of OD type	-0.3 to +15	V
voltage	VIO(2)		Port of PU type	-0.3 to VDD+0.3	V
Peak output	IOP		I/O port	-2 to +20	, mA
current			'		
Average output	IOA	Per pin over the period of	I/O Port	-2 to +20	mA
current		100 ms			
ļ	ΣIOA(1)	Total current of PC0 to 3,	PC0 to 3		Ţ
		PD0 to 3, PE0 to 3 (*2)	PD0 to 3	-15 to +100	mA
			PE0 to 3		
	ΣIOA(2)	Total current of PF0 to 3,	PF0 to 3 PI0		
		PG0 to 3, PA0 to 3, PI0	PG0 to 3	-15 to +100	mA
		(*2)	PA0 to 3		
Allowable	Pd max(1)	Ta=-40 to +85°C		250	mW
power		(DIP package)	.		
dissipation	Pd max(2)	Ta=-40 to +85°C		150	mW
		(MFP package)			٠
Operating	Topg			-40 to +85	°C
temperature					
Storage	Tstg			-55 to +125	°C
temperature					

2. Allowable Operating Conditions at Ta=-40 to +85°C, VSS=0V, VDD=3.0 to 6.0V

Parameter	Symbol	Conditions		Pins	1	Limit	s	
·			VDD [V]		min.	typ.	max.	unit
Operating supply voltage	VDD			VDD	3.0		6.0	V
Standby supply voltage	VST	RAM, register hold (*3)		VDD	1.8		6.0	V
"H"-level input voltage	VIH(1)	Output Nch Tr. OFF		Port of OD type (except I0)	0.7VDD		+13.5	V
	VIH(2)	Output Nch Tr. OFF		Port of PU type (except 10)	0.7VDD		VDD	V
	VIH(3)	Output Nch Tr. OFF		INT, SCK, SI, IO of OD type	0.8VDD		+13.5	V
	VIH(4)	Output Nch Tr. OFF		INT, SCK, SI, IO of PU type	0.8VDD		VDD	V
[VIH(5)			RES	0.8VDD		VDD	V
i	VIH(6)	External clock mode		OSC1	0.8VDD		VDD	V
"L"-level input voltage	VIL(1)	Output Nch Tr. OFF	VDD=4 to 6	Port	VSS		0.3VDD	V
_ [VIL(2)	Output Nch Tr.OFF	3 to 6	Port	VSS		0.25VDD	v
	VIL(3)	Output Nch Tr. OFF	VDD=4 to 6	INT, SCK, SI	VSS		0.25VDD	v

Parameter	Symbol	Condition	ıs	Pins	L	imits		
	-		VDD [V]		min.	typ.	max.	unit
"L"-level input	VIL(4)	Output Nch Tr.OFF	3 to 6	ĪNT, SCK, SI	VSS		0.2VDD	v
voltage	VIL(5)	External clock		OSC1	VSS		0.25VDD	V
		mode	VDD=4 to 6					
	VIL(6)	External clock	3 to 6	OSC1	VSS		0.2VDD	V
		mode					;	
	VIL(7)		VDD=4 to 6	TEST	VSS		0.3VDD	V
;	VIL(8)		3 to 6	TEST	VSS		0.25VDD	V
	VIL(9)		VDD=4 to 6	RES	VSS	ĺ	0.25VDD	V
	VIL(10)		3 to 6	RES	VSS		0.2VDD	V
Operating fre-	fop	When the 1/3	VDD=4 to 6		200		1444	kHz
quency	(Tcyc)	or 1/4 predivider			(20)	Ì	(2.77)	(μs)
(cycle time)	,	option is selected,	VDD=3 to 6		200		.667	kHz
		clock must not			(20)		(6.0)	(μs)
		exceed 4.33MHz.				İ		
External clock						1		
conditions		Fig.1.						
Frequency	text	When clock	VDD=4 to 6	OSC1	200		4330	kHz
		exceeds 1.444	3 to 6		200		2667	kHz
Pulse width	textH, textL	MHz, the 1/3 or	VDD=4 to 6	OSC1	69	1		ns
		1/4 predivider	3 to 6		180			ns
Rise/Fall time	textR, textF	option is selected.	VDD=4 to 6	OSC1			50	ns
			3 to 6				100	ns
Oscillation guar-								
anty constants								
2-pin RC	Cext	Fig.2	VDD=3 to 6	OSC1, OSC2		220±5%		рF
oscillation	Cext	Fig.2	VDD=4 to 6	OSC1, OSC2		220±5%	ļ <u> </u>	рF
	Rext	Fig.2	VDD=3 to 6	OSC1, OSC2		12±1%		kΩ
	Rext	Fig.2	VDD=4 to 6	OSC1, OSC2		4.7±1%		kΩ
Ceramic		Fig.3				Table 1		

3. Electrical Characteristics at Ta=-40 to +85°C, VSS=0V, VDD=3.0V to 6.0V

Parameter	Symbol	Conditions	Pins	Lin	mits		
		*	1	min.	typ.	max.	unit
"H"-level input	IIH(1)	Output Nch Tr. OFF (including OFF leak	Port of OD type			+5.0	μА
		current of Nch Tr.) VIN=+13.5V					
	IIH(2)	External clock mode, VIN=VDD	OSC1			+1.0	μА
"L"-level input current	IIL(1)	Output Neh Tr. OFF VIN=VSS	Port of OD type	-1.0			μА
	IIL(2)	Output Nch Tr. OFF VIN=VSS	Port of PU type	-1.3	-0.35		mA
	IIL(3)	VIN=VSS	RES	-45	-10		μА
	IIL(4)	External clock mode, VIN=VSS	OSC1	-1.0			μА
"H"-level output voltage	VOH(1)	IOH=-50μA VDD=4.0 to 6.0V	Port of PU type	VDD-1.2			V
•	VOH(2)	IOH=-10μA	Port of PU type	VDD-0.5			V

Parameter	Symbol	Conditions	Pins		Limits		
				min.	typ.	max.	unit
"L"-level output	VOL(1)	IOL=10mA,VDD=4.0 to 6.0V	Port			1.5	V
voltage	VOL(2)	IOL=1mA, IOL of each port:	Port			0.5	V
_		1mA or less					
Hysteresis	VHIS		RES,INT,SCK,		0.1VDD		V
voltage			SI, OSC1 of				
•			schmitt type(*4)				
Current		Output Nch Tr. OFF at					
dissipation	•	operating, Port=VDD					
2-pin RC		-			1		
oscillation	IDDOP(1)	Fig.2 fosc=850kHz (TYP)	VDD.		1.5	4	mA
		VDD=4 to 6V	į				
•	IDDOP(2)	Fig.2 fosc=400kHz (TYP)	VDD		1.0	4	mA
Ceramic	IDDOP(3)	Fig.3 4MHz, 1/3 predivider	VDD		2.0	5	mA
resonator		VDD=4 to 6V			1		
oscillation	IDDOP(4)	Fig.3 4MHz, 1/4 predivider	VDD		2.0	4	mA
		VDD=4 to 6V					
	IDDOP(5)	Fig.3 400kHz	VDD		1.0	2.5	mA
	IDDOP(6)	Fig.3 800kHz VDD=4 to 6V	VDD		1.5	4	mA
External clock	IDDOP(7)	200kHz to 667kHz,	VDD		1.5	4	mA
	12201(1)	1/1 predivider					
	1	600kHz to 2000kHz,					
		1/3 predivider					
		800kHz to 2667kHz,					
		1/4 predivider					
	IDDOP(8)	200kHz to 1444kHz,	VDD		2.0	5	mA
	IDDOI (0)	1/1 predivider	100		2.0	3	l ma
		600kHz to 4330kHz,					
		•		1			
•		1/3 predivider 800kHz to 4330kHz,					
		1/4 predivider, VDD=4 to 6V					Ì
Cham dhee	IDDat		VDD		0.05	10	
Standby	IDDst	Output Nch Tr.OFF VDD=6V Port=VDD VDD=3V		,	0.025	10 5	μΑ
mode		Port=VDD VDD=3V	VDD		0.025		μA
Oscillation							
characteristics							Ì
Ceramic OSC	· coross	T" 0 (400) II	0001 0000	204	400	47.6	1.77_
Frequency	fCFOSC	Fig.3 fo=400kHz	OSC1, OSC2	384	400	416	kHz
•	(*5)	Fig.3 fo=800kHz,VDD=4 to 6V		768	800	832	kHz_
		Fig.3 fo=1MHz VDD=4 to 6V		960	1000	1040	kHz
_		Fig.3 fo=4MHz,1/3 predivider		3840	4000	4160	kHz
0.11.4	.0750	1/4 predivider VDD=4 to 6V	ļ		 	10	
Stable time	tCFS	Fig.4 fo=400kHz	1			10	ms
		Fig.4 fo=800kHz,1MHz,4MHz	l.			10	ms
		1/3 predivider, 1/4 predivide	1				
	0.1000	VDD=4 to 6V	0001 0000		050	7744	1.7*
2-pin RC	fMOSC	Fig.2 Cext=220pF±5%	OSC1, OSC2	619	850	1144	kHz
oscillation		Fig.2 Rext=4.7kΩ±1%					
Frequency		VDD=4 to 6V		 	-		
		Fig.2 Cext=220pF±5%	OSC1, OSC2	305	400	54 6	kHz
		Fig.2 Rext=12kΩ±1%	1				
	<u> </u>	VDD=3 to 6V	<u> </u>	1			

Parameter	Symbol	Conditions	Pins		Limits		···
				min.	typ.	max.	unit
Pull-up							
resistance							
I/O port pull-up	RPP	VDD=5V	Port of PU		14	•	kΩ
resistance			type				
External reset							
characteristics	-						
Reset time	tRST				See Fig.5.		
Pin capacitance	Ср	f=1MHz Other than pins					
		to be tested, VIN=VSS		<u> </u>	10		pF
Serial Clock							
Input clock	tCKCY(1)	Fig.6 VDD=4 to 6	SCK	3.0			μs
cycle time			SCK	12.0	·		μs
Output clock	tCKCY(2)	Fig.6	SCK		64 x TCYC		μs
cycle time					(*6)		
Input clock "L"	tCKL(1)	Fig.6 VDD=4 to 6	SCK	1.0			μs
level pulse width		,	SCK	4.0			μs
Onput clock "L"	tCKL(2)	Fig.6	SCK		32 x TCYC		μs
level pulse width		·		l			
Input clock "H"	tCKH(1)	Fig.6 VDD=4 to 6	SCK	1.0			μs
level pulse width			SCK	4.0			μs
Onput clock "H"	tCKH(2)	Fig.6	SCK		32 x TCYC		μs
level pulse width							
Serial input							
Data setup time	tICK	Specified for 1 of SCK	SI	0.5			μs
Data hold time	tCKI	Fig.6	SI ·	0.5	, , , , , , , , , , , , , , , , , , ,		μs
Serial output				1			
Output delay	tCKO	Specified for VDD=4 to 6	. SO]	0.5	μs
time		of SCK Nch OD only,	so			2.0	μs
'		External 1kΩ,					
l . '		External 50pF, Fig.6				<u> </u>	
Pulse output							
Period	tPCY	Fig.7	PE0		64 x TCYC		μs
"H"-level pulse	tPH	TCYC=4 x System clock	PE0		32 x TCYC		μs
width		Period, Nch OD only,			±10%		
"L"-level pulse	tPL	External 1kΩ, External 50pF	PE0		32 x TCYC		μs
width					±10%		

- _ (*1) When oscillated internally under the oscillating conditions in Fig.4, up to the oscillation amplitude generated is allowable.
 - (*2) Average over the period of 100ms.
 - (*3) Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction. The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.
 - (*4) The OSC1 pin can be schmitt-triggered when the 2-pin RC oscillation option or external clock oscillation option has been selected.
 - (*5) fCFOSC: oscillation frequency. There is a tolerance of approximately 1% between the center frequency at the ceramic resonator mode and the nominal value presented by the ceramic resonator supplier. For details, refer to the specification for the ceramic resonator.
 - (*6) TCYC=4 x system clock period




Fig. 1 External Clock Input Waveform




Fig. 2 2-pin RC Oscillation Circuit




Fig. 3 Ceramic Resonator Oscillation Circuit




Fig. 4 Oscillation Stabilizing Period

Table 1 Constants Guaranteed for Ceramic Resonator OSC

4MHz (Murata)	C1	33pF±10%
CSA4.00MG	C2	33pF±10%
CST4.00MGW (built-in C)	R	0Ω
4MHz (Kyocera)	C1	33pF±10%
KBR4.0MSA	- C2	33pF±10%
KBR4.0MKS (built-in C)	R	0Ω
1MHz (Murata)	C1	100pF±10%
CSB1000J	C2	100pF±10%
	R	2.2kΩ
1MHz (Kyocera)	C1	100pF±10%
KBR1000F	C2	100pF±10%
	R	0Ω
800kHz (Murata)	C1	100pF±10%
CSB800J	C2	100pF±10%
	R	2.2kΩ
800kHz (Kyocera)	C1	100pF±10%
KBR800F	C2	100pF±10%
	R	Ω0
400kHz (Murata)	C1	220pF±10%
CSB400P	C2	220pF±10%
	R	2.2kΩ
400kHz (Kyocera)	C1	330pF±10%
KBR400BK	C2	330pF±10%
	R	0Ω




Fig. 5 Reset Circuit

(Note) When the rise time of the power supply is 0, the reset time becomes 10ms to 100ms at CRES=0.1µF. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10ms or more.





Fig. 6 Serial Input/Output Timing



The load conditions are the same as in Fig. 6.

Fig. 7 Pulse Output Timing at Port PE0

RC Oscillation Characteristics of the LC6543N, LC6546N

Fig. 8 shows the RC oscillation characteristic of the LC6543N, 6546N. For the variation range of RC OSC frequency of the LC6543N, LC6546N, the following are guaranteed at the external constants only shown below.

1) VDD=3.0V to 6.0V, Ta=-40°C to +85°C

External constants

Cext = 220 pF

 $Rext = 12 k\Omega$

305 kHz ≤ fMOSC ≤ 546 kHz

2) VDD=4.0V to 6.0V, Ta=-40°C to +85°C

Cext = 220 pF

Rext = $4.7 k\Omega$

619kHz ≤ fMOSC ≤ 1144kHz

• If any other constants than specified above are used, the range of Rext= $3k\Omega$ to $20k\Omega$, Cext=150pF to 390pF must be observed. (See Fig.8.)

(*7): The oscillation frequency at VDD=5.0V, Ta=+25°C must be in the range of 350kHz to 750kHz.

(*8): The oscillation frequency at VDD=4.0 to 6.0V, Ta=-40°C to +85°C and VDD=3.0V to 6.0V, Ta=-40°C to 85°C must be within the operation clock frequency range.




Fig. 8 RC Oscillation Frequency Data (Typ.)

LC6543F, LC6546F

1. Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Conditions	Pin	Limits	unit
Maximum supply voltage	VDD max		VDD	-0.3 to +7.0	V
Output voltage	VO		OSC2	Allowable up to voltage generated	V
Input voltage	VI(1)		OSC1 (*1)	-0.3 to VDD+0.3	V
	VI(2)		TEST, RES	-0.3 to VDD+0.3	V
Input/output	VIO(1)		Port of OD type	-0.3 to +15	V.
voltage	VIO(2)		Port of PU type	-0.3 to VDD+0.3	V
Peak output current	IOP		I/O Port	-2 to +20	mA
Average output current	IOA	Per pin over the period of 100ms	I/O Port	-2 to +20	mA
	∑IOA(1)	Total current of PC0 to 3, PD0 to 3, PE0 to 3 (*2)	PC0 to 3 PD0 to 3 PE0 to 3	-15 to +100	mA
	ΣΙΟΑ(2)	Total current of PF0 to 3, PG0 to 3, PA0 to 3, PI0 (*2)	CF0 to 3 PI0 PG0 to 3 PA0 to 3	-15 to +100	mA
Allowable power	Pd max(1)	Ta=-40 to +85°C (DIP package)		250	mW
dissipation	Pd max(2)	Ta=-40 to +85°C (MFP package)		150	mW
Operating temperature	Topg			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	°C

2. Allowable Operating Conditions at Ta=-40 to +85°C , VSS=0V, VDD=4.5 to 6.0V

Parameter	Symbol	Conditions	Pin	I	imit	5	
				min.	typ.	max.	unit
Operating supply voltage	VDD		VDD	4.5		6.0	٧
Standby supply voltage	VST -	RAM, register hold (*3)	VDD	1.8		6.0	V
"H"-level input voltage	VIH(1)	Output Nch Tr. OFF	Port of OD type (except I0)	0.7VDD		+13.5	٧
	VIH(2)	Output Nch Tr. OFF	Port of PU type (except I0)	0.7VDD		VDD	V
	VIH(3)	Output Nch Tr. OFF	INT, SCK, SI, IO of OD type	0.8VDD		+13.5	V
	VIH(4)	Output Nch Tr. OFF	INT, SCK, SI, 10 of PU type	0.8VDD		VDD	V
	VIH(5)		RES	0.8VDD		VDD	V
_	VIH(6)	External clock mode	OSC1	0.8VDD		VDD	٧

Parameter	Symbol	Conditions -	Pin		Limi	ts	
:				min.	typ.	max.	unit
"L"-level input	VIL(1)	Output Nch Tr. OFF	Port	VSS		0.3VDD	V
voltage	VIL(2)	Output Nch Tr. OFF	INT, SCK, SI	VSS		0.25VDD	V
	VIL(3)	External clock mode	OSC1	VSS		0.25VDD	V
	VIL(4)		TEST	VSS		0.2VDD	V
	VIL(5)		RES	VSS		0.25VDD	V
Operating	fop			200		4330	kHz
frequency	(Tcyc)			(20)	1	(0.92)	(μs)
(Cycle time)							
External clock						,	
conditions							
Frequency	text)	OSC1	200		4330	kHz
Pulse width	textH, textL	} Fig. 1	OSC1	69			ns ·
Rise/fall time	textR, textF	J	OSC1			50	ns
Oscillation guar-					,		
anteed constants						ļ	
ceramic		Fig. 2		Se			
resonator OSC							

3. Electrical Characteristics at Ta=-40 to +85°C, VSS=0V, VDD=4.5 to 6.0V

Parameter	Symbol	Conditions	Pin		Limits		
	-			min.	typ.	max.	unit
"H"-level input	IIH(1)	Output Nch Tr. OFF	Port of OD type			+5.0	μA
current		(including OFF leak					
		current of Nch Tr.)				İ	
		VIN=+13.5V				j	
	IIH(2)	External clock mode,	OSC1	·		+1.0	μA
		VIN=VDD					
"L"-level input current	IIL(1)	Output Nch Tr. OFF	Port of OD type	-1.0		-	μA
		VIN=VSS					
	IIL(2)	Output Nch Tr. OFF	Port of PU type	-1.3	-0.35	j	mA
ŀ		VIN=VSS					
	IIL(3)	VIN=VSS	RES	-45	-10		μA
	IIL(4)	External clock mode,	OSC1	-1.0			μΑ
		VIN=VSS					
"H"-level output	VOH(1)	IOH=-50μA	Port of PU type	VDD-1.2			V
voltage	VOH(2)	IOH=-10μA	Port of PU type	VDD-0.5			٧
"L"-level output	VOL(1)	IOL=10mA	Port			1.5	V
voltage .	VOL(2)	IOL=1mA, IOL of each	Port			0.5	V
-		port : 1mA or less					
Hysteresis	VHIS		RES, INT, SCK, SI		0.1VDD		V
voltage			OSC1 of schmitt			}	
		·	type (*4)	[

Parameter	Symbol	Conditions	Pin		Limits		
				min.	typ.	max.	unit
Current dissipation Ceramic resonator OSC	IDDOP(1)	Fig. 2 4MHz *1	VDD		2.5	6	mA
External clock	IDDOP(2)	200kHz to 4330kHz *1 Output Nch Tr. OFF at Operating mode Port=VDD	VDD		2.5	6	mA
Standby mode	IDDst	Output Nch Tr. OFF VDD=6V Port=VDD VDD=3V	VDD VDD		0.05 0.025	10 5	μΑ _. μΑ
Oscillation							
characteristics Ceramic resonator OSC							
Frequency	fCFOSC	Fig.2 fo=4MHz (*5)	OSC1, OSC2	3840	4000	4160	kHz
Stable time	tCFS	Fig.3 fo=4MHz				10	ms
Pull-up resistance I/O port pull- up resistance	RPP	VDD=5V	Port of PU type		14		kΩ
External reset characteristics Reset time	tRST				See Fig. 4.		
Pin capacitance	Ср	f=1MHz, other than pins to be tested, VIN=VSS			10		pF
Serial clock Input clock Cycle time	tCKCY(1)	Fig. 5	SCK	3.0			μs
Output clock Cycle time	tCKCY(2)	Fig. 5	SCK		64 x TCYC (*6)		μѕ
Input clock "L"-level pulse width	tCKL(1)	Fig. 5	SCK	1.0			μs
Output clock "L"-level pulse width	tCKL(2)	Fig. 5	SCK		32 x TCYC		μs
Input clock "H"-level pulse width	tCKH(1)	Fig. 5	SCK	1.0			μѕ
Output clock "H"-level pulse width	tCKH(2)	Fig. 5	SCK		32 x TCYC		μs
Serial input Data setup time	tICK	Specified for 1 of SCK	SI	0.5			μs
Data hold time	tCKI	Fig. 5	SI	0.5		·	μs

Parameter	-Symbol	Conditions	Pin Li		onditions Pin Limits		Conditions Pin Limits			
	1			min.	typ.	max.	unit			
Serial output										
Output delay	tCKO	Specified for ↓ of SCK	SO			0.5	μs			
time		Nch OD only, External 1kΩ	_			ĺ				
		External 50pF, Fig. 5	_							
Pulse output										
Period	tPCY	Fig. 6	PE0		64 x TCYC		μs			
"H"-level	tPH	TCYC=4 x System clock	PE0	. ,	32 x TCYC		μs			
Pulse width	•	Period			±10%	ll				
"L"-level	tPL	Nch OD only, External 1kΩ	PE0		32 x TCYC		μs			
Pulse width		External 50pF			±10%					

- (*1) When oscillated internally under the oscillating conditions in Fig.2, up to the oscillation amplitude generated is allowable.
- (*2) Average over the period of 100ms.
- (*3) Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction. The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.
- (*4) The OSC1 pin can be schmitt-triggered when the external clock oscillation option has been selected.
- (*5) fCFOSC: Oscillatable frequency.
- (*6) TCYC=4 x System clock period




Fig. 1 External Clock Input Waveform




Fig. 2 Ceramic resonator OSC circuit




Fig. 3 OSC Stabilizing Period

Table 1. Constants Guaranteed for

Cerainic Resonator OSC									
4MHz (Murata)	C1	33pF ± 10%							
CSA4.00MG	C2	33pF ± 10%							
CST4.00MGW (built-in C)	R	0Ω							
4MHz (Kyocera)	C1	33pF ± 10%							
KBR4.0MSA	C2	33pF±10%							
KBR4.0MKS (built-in C)	R	0Ω							




Fig. 4 Reset Circuit

(Note) When the rise time of the power supply is 0, the reset time becomes 10ms to 100ms at CRES=0.1µF. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10ms or more.




Fig. 5 Serial Inut/Output Timing




Fig. 6 Pulse Output Timing at Port PE0

LC6543L, LC6546L

1. Absolute Maximum Ratings at Ta=25°C, VSS=0V

Parameter	Symbol	Conditions	Pin	Limits	unit
Maximum supply voltage	VDD max		VDD	-0.3 to 7.0	V
Output voltage	vo		OSC2	Allowable up to voltage generated	V
Input voltage	VI(1)		OSC1 (*1)	-0.3 to VDD+0.3	V
	VI(2)		TEST, RES	-0.3 to VDD+0.3	v
Input/output	VIO(1)		Port of OD type	-0.3 to +15	ν
voltage	VIO(2)		Port of PU type	-0.3 to VDD+0.3	V
Peak output current	IOP	-	I/O Port	-2 to +20	mA
Average output current	IOA	Per pin over the period of 100ms	I/O Port	-2 to +20	mA
	ΣIOA(1)	Total curren of PC0 to 3, PD0 to 3,PE0 to 3 (*2)	PC0 to 3 PD0 to 3 PE0 to 3	-15 to +100	mA
	∑IOA(2)	Total curren of PF0 to 3, PG0 to 3 ,PA0 to 3, PI0 (*2)	CF0 to 3 PI0 PG0 to 3 PA0 to 3	-15 to +100	mA
Allowable power	Pd max(1)	Ta=-40 to +85°C (DIP package)		250	mW
dissipation	Pd max(2)	Ta=-40 to +85°C (MFP package)		150	mW
Operating temperature	Topg			-40 to +85	°C
Storage temperature	Tstg			-55 to +125	°C

2. Allowable Operating Conditions at Ta=-40°C to 85°C, VSS=0V, VDD=2.2 to 6.0V

Parameter	Symbol	Conditions	Pin	I	Limits			
•				min.	typ.	max.	unit	
Operating supply voltage	VDD		VDD	2.2		6.0	V	
Standby supply voltage	VST	RAM, register hold (*3)	VDD	1.8		6.0	V	
"H"-level input voltage	VIH(1)	Output Nch Tr. OFF	Port of OD type (except I0)	0.7VDD		+13.5	V	
	. VIH(2)	Output Nch Tr. OFF	Port of PU type (except I0)	0.7VDD	-	VDD	V	
	VIH(3)	Output Nch Tr. OFF	INT, SCK, SI, I0 of OD type	0.8VDD		+13.5	V	
	VIH(4)	Output Nch Tr. OFF	INT, SCK, SI, 10 of PU type	0.8VDD		VDD	V	
	VIH(5)		RES	0.8VDD		VDD	V	
	VIH(6)	External clock	OSC1	0.8VDD		VDD	V	

Parameter	Symbol	Conditions	Pin		Limit	S	,
				min.	typ.	max.	unit
"L"-level input	VIL(1)	Output Nch Tr. OFF	Port	VSS		0.2VDD	V
voltage	VIL(2)	Output Nch Tr. OFF	ĪNT, SCK, SI	VSS		0.2VDD	v
	VIL(3)	External clock	OSC1	VSS		0.15VDD	V
	VIL(4)		TEST	VSS		0.2VDD	V
	VIL(5)		RES	VSS		0.2VDD	ν
Operating	fOP	When the 1/4 predivider		200		1040	kHz
frequency	(Tcyc)	option is selected, clock must	•	(20)		(3.84)	(μs)
(cycle time)		not exceed 4.16MHz.					
External Clock							
conditions	į i						
Frequency	text	Fig.1 When clock exceeds	OSC1	200		4160	kHz
Pulse width	textH, textL	1.040MHz, the 1/3 or 1/4	OSC1	100			ns
Rise/fall time	textR, textF	predivider option is selected.	OSC1			100	ns
Oscillation					*		
guaranteed	[
constants			,				
2-pin RC	Cext	Fig.2	OSC1, OSC2	2	20 ± 5	5%	рF
oscillation	Rext				12±1	1%	kΩ
Ceramic		Fig.3		Se	e Tab	le 1.	
oscillation			•	ļ			

3. Electrical Characteristics at Ta=-40 to +85°C, VSS=0V, VDD=2.2 to 6.0V

Parameter	Symbol	Conditions	Pin		Limits		-
				min.	typ.	max.	unit
"H"-level input current	IIH(1)	Output Nch Tr. OFF (including OFF leak current of Nch Tr.) VIN=+13.5V	Port of OD type			+5.0	μА
	IIH(2)	External clock mode, VIN=VDD	OSC1			+1.0	μА
"L"-level input current	IIL(1)	Output Nch Tr. OFF VIN=VSS	Port of OD type	-1.0			μА
	IIL(2)	Output Nch Tr. OFF VIN=VSS	Port of PU type	-1.3	-0.35		mA
	IIL(3)	VIN=VSS	RES	-45	-10		μA
	IIL(4)	External clock mode, VIN=VSS	OSC1	-1.0			μА
"H"-level output voltage	VOH	IOH=-10μA	Port of PU type	VDD-0.5			V
"L"-level output	VOL(1)	IOL=3mA	Port			1.5	V
voltage	VOL(2)	IOL=1mA, IOL of each port: 1mA or less	Port			0.4	V
Hysteresis voltage	VHIS		RES,INT,SCK,SI OSC1 of Schmitt type (*4)		0.1VDD		V

Parameter	Symbol	Conditions	Pin	Limits			
				min.	typ.	max.	unit
Current		Output Nch Tr. OFF at	[
dissipation		operating, Port=VDD					
2-pin RC OSC	IDDOP(1)	Fig.2 fOSC=400kHz (TYP)	VDD		1.0	4	mA
Ceramic OSC	IDDOP(2)	Fig.3 4MHz, 1/4predivider	VDD		2.0	4	mA
	IDDOP(3)	Fig.3 4MHz, 1/4predivider	VDD		0.5	1	mA
		VDD=2.2V			<u> </u>		
	IDDOP(4)	Fig.3 400kHz	VDD		1.0	2.5	mA
	IDDOP(5)	Fig.3 800kHz	VDD		1.5	4.0	mA
External clock	IDDOP(6)	200kHz to 1024kHz,	VDD		2.5	4	mA
		1/1 predivider					
		600kHz to 3120kHz,			ļ.		
		1/3 predivider			1		
		800kHz to 4160kHz,	,				
		1/4 predivider				İ	
Standby mode	IDDst	Output Nch Tr. OFF				İ	
•	•	. VDD=6V	VDD		0.05	10	μΑ
		Port=VDD VDD=2.2V	VDD		0.025	5	μА
Oscillation							
characteristics							,
Ceramic OSC							<u> </u>
Frequency	fCFOSC	Fig.3 fo=400kHz	OSC1, OSC2	384	400	416	kHz
	(*5)	Fig.3 fo=800kHz	OSC1, OSC2	768	800	832	kHz
-	, ,	Fig.3 fo=1MHz	OSC1, OSC2	960	1000	1040	kHz
		Fig.3 fo=4MHz,	OSC1, OSC2	3840	4000	4160	kHz
		1/4 predivider	·				
Stable time	tCFS	Fig.4 fo=400kHz	1			10	ms
		Fig.4 fo=800kHz, 1MHz,			Ì	10	ms
	·	4MHz, 1/4 predivider			<u>i</u>		
2-pin RC OSC							i
Frequency	fMOSC	Fig.2 Cext=220pF±5%	OSC1, OSC2	284	400	546	kHz
• •		Fig.2 Rext=12kΩ±1%					
Pull-up							
resistance				÷]
I/O port pull-	RPP	VDD=5V	Port of PU type		14		kΩ
up resistance			3,1				
External reset						•	1
characteristics							
Reset time	tRST		[See Fig.	5.	
Pin capacitance	Ср	f=1MHz, Other than pins			10		pF
1	1 *	to be tested, VIN=VSS				1	

Parameter	Symbol	Conditions	Pin		Limits		
				min.		max.	unit
Serial clock							
Input clock	tCKCY(1)	Fig.6	<u>SCK</u>	12.0			μs
Cycle time		·					
Output clock	tCKCY(2)	Fig.6	SCK	ļ	64 x TCYC		μs
Cycle time	·				(*6)		
Input clock	tCKL(1)	Fig.6	SCK	4.0			μs
"L"-level							
pulse width							
Output clock	tCKL(2)	Fig.6	SCK		32 x TCYC		μs
"L"-level	'	,					
pulse width							<u> </u>
Input clock	tCKH(1)	Fig.6	<u>SCK</u>	4.0			μs
"H"-level		·					
pulse width							
Output clock	tCKH(2)	Fig.6	SCK		32 x TCYC		μs
"H"-level							-
pulse width							
Serial Input							
Data setup	tICK	Specified for 1 of SCK	SI	0.5	1		μs
time							
Data hold	tCKI	Fig.6	SI	0.5			μs
time							
Serial Output					j		
Output delay	tCKO	Specified for ↓ of SCK	SO	ł		2.0	μs
time		Nch OD only, External $1k\Omega$					
		Fig.6 External 50pF					
Pulse output							
Period	tPCY	Fig.7	PE0		64 x TCYC		μs
"H"-level	tPH	TCYC=4 x System clock	PE0		32 x TCYC		μs
pulse width		Period			±10%		
"L"-level	tPL	Nch OD only, External 1k Ω	PE0		32 x TCYC		μs
pulse width		External 50pF			±10%		

^(*1) When oscillated internally under the oscillating conditions in Fig.3, up to the oscillation amplitude generated is allowable.

^(*2) Average over the period of 100ms.

^(*3) Operating supply voltage VDD must be held until the standby mode is entered after the execution of the HALT instruction.

The PA3 (or PA0 to 3) pin must be free from chattering during the HALT instruction execution cycle.

^(*4) The OSC1 pin can be schmitt-triggered when the 2-pin RC oscillation option, or external clock oscillation option has been selected.

^(*5) fCFOSC: Oscillatable frequency.

^(*6) TCYC=4 x System clock period




Fig. 1 External Clock Input Waveform




Fig. 2 2-pin RC Oscillation Circuit




Fig. 3. Ceramic Resonator Oscillation Circuit




Fig. 4 Oscillation Stabilizing Period

Table 1 Constants Guaranteed for Ceramic Resonator OSC

Ceramic Keso	nator (المحر
4MHz (Murata)	C1	33pF±10%
CSA4.00MGU	C2	33pF±10%
CST4.00MGWU (built-in C)	R	0Ω
1MHz (Murata)	Ü	100pF±10%
CSB1000J	C2	100pF±10%
	R	2.2kΩ
1MHz (Kyocera)	C1	100pF±10%
KBR1000F	C2	100pF±10%
	R	0Ω
800kHz (Murata)	C	100pF±10%
CSB800J	C2	100pF±10%
	R	2.2kΩ
800kHz (Kyocera)	C1	100pF±10%
KBR800F	C2	100pF±10%
	R	0Ω
400kHz (Murata)	C1	220pF±10%
CSB400P	C2	220pF±10%
	R	2.2kΩ
400kHz (Kyocera)	C1	330pF±10%
KBR400BK	C2	330pF±10%
	R	0Ω




Fig. 5 Reset Circuit

(Note) When the rise time of the power supply is 0, the reset time becomes 10ms to 100ms at CRES=0.1µF. If the rise time of the power supply is long, the value of CRES must be increased so that the reset time becomes 10ms or more.




Fig. 6 Serial Input/Output Timing




Fig.7 Pulse Output Timing at Port PE0

RC Oscillation Characteristic of the LC6543L, 6546L

Fig. 8 shows the RC oscillation characteristic of the LC6543L, 6546L. For the variation range of RC OSC frequency of the LC6543L, 6546L, the following are guaranteed at the external constants only shown below.

VDD=2.2V to 6.0V, Ta=-40°C to +85°C

External constants

Cext = 220 pF

 $Rext = 12 k\Omega$

284 kHz ≤ fMOSC ≤ 546 kHz

If any other constants than specified above are used, the range of Rext=3k Ω to 20k Ω , Cext=150pF to 390pF must be observed. (See Fig. 8.)

(*7): The oscillation frequency at VDD=5.0V, $Ta=+25^{\circ}C$ must be in the range of 350kHz to 500kHz.

(*8): The oscillation frequency at VDD=2.2 to 6.0V and Ta=-40°C to +85°C must be within the operation clock frequency range.




Fig. 8 RC Oscillation Frequency Data (Typ.)

Notes for Standby Function Application

The LC6543/46 provide the standby function called HALT mode to minimize the current dissipation when the program is in the wait state.

The standby function is controlled by the HALT instruction, PA pin, RES pin, and serial transfer completion signal. A peripheral circuit and program must be so designed as to provide precise control of the standby function. In most applications where the standby function is performed, voltage regulation, instantaneous break of power, and external noise are not negligible. When disigning an application circuit and program, whether or not to take some measures must be considered according to the extent to which these factors are allowed. This section mainly describes power failure backup for which the standby function is mostly used. A sample application circuit where the standby function is performed precisely is shown below and notes for circuit design and program design are also given below.

When using the standby function, the application circuit shown below must be used and the notes must be also fully observed.

If any other method than shown in this section is applied, it is necessary to fully check the environmental conditions such as power failure and the actual operation of application equipment.

1. HALT mode release conditions

1-1. Supplementary description of release by serial transfer completion signal.

On completion of serial transfer, the HALT mode is released and the execution of the program starts with an instruction immediately following the HALT instruction. This function can be used to execute the program only when serial transfer occurs, placing the program in the wait state when no serial transfer occurs. This function is effective in reducing the current dissipation or clock noise.

- Notes -
- Release by the serial transfer completion signal is available only when the RC mode is used for system clock generation; and unavailable when the ceramic resonator mode is used.
- On completion of serial transfer, the HALT mode is released unconditionally. In an application, such as capacitor backup application, where the current dissipation must be kept as low as possible during backup and serial transfer by external clock is also used, the HALT mode is released when serial data is transferred externally during backup.

1-2, Summary of HALT release conditions

The HALT mode setting, release conditions are shown in Table 1.

Table 1 HALT mode setting, release conditions

HALT mode setting conditions	HALT mode release conditions
HALT instruction Provided that PA3	Reset (Low level is applied to RES.) Low level is applied to PA3
(PA3 to PA0 or PA3 is program-selectable) is at high level.	(PA3 to PA0 or PA3 is program-selectable.) 3 Serial transfer completion.

Note) HALT mode release conditions 2, 3 are available only when the RC mode is used for system clock generation; and unavailable when the ceramic resonator mode is used.

2. Proper cares in using standby function

When using the standby function, an application circuit and program must be designed with the following in mind.

- (1) The supply voltage at the standby state must not be less than specified.
- (2) Input timing and conditions of each control signal (RES, port A, serial transfer) must be observed at the standby initiate/release state.
- (3) Release operation must not be overlapped at the time of execution of the HALT instruction.

A sample application where the standby function is used for power failure backup is shown below as a concrete method to observe these notes. A sample application circuit, its operation, and notes for program design are given below.


Sample application where the standby function is used for power failure backup

Power failure backup is an application where power failure of the main power source is detected and the HALT instruction is executed to cause the standby state to be entered. The current dissipation is minimized and a backup capacitor is used to retain the contents of the internal registers for a certain period of time. After power is restored, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC). Shown below are sample applications where the program selects or not between power-ON reset and reset after power is restored, notes, measures for instantaneous break of AC power, and notes for serial transfer.

2-1. Sampel application 1 where the standby function is used for power failure backup. Shown below is a sample application where the program does not select between power-ON reset and reset after power is restored.

2-1-1. Sample application circuit - (1)

Fig. 2-1 shows a sample application where the standby function is used for power failure backup.




(Note) Normal input ports other than PA3


Fig. 2-1. Sample application — (1) where the standby function is used for power failure backup

2-1-2. Operating waveform in sample application circuit — (1)

The operating waveform in the sample application circuit in Fig. 2-1 is shown in Fig. 2-2. The mode is roughly divided as follows:

- (a) Power-ON reset
- (b) Instantaneous break of main power source
- (c) Return from power failure backup





V+TRON: V+ value when TR is turned ON/OFF

Fig. 2-2 Operating waveform in sample application circuit — (1)

2-1-3, Operation of sample application circuit - (1)

(a) At the time of power-ON reset

After power rises, a reset occurs automatically and the execution of the program starts at address 000H of the program counter (PC).

- Note -

This sample application circuit provides an indeterminate region where no reset occurs before the operating VDD range is entered.

(b) At the time of instantaneous break

- (i) When the PXX input voltage does not meet VIL (the PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:
 - A reset occurs in the normal mode, providing the same operation as power-ON reset.
- (ii) When both of the PXX input voltage and \overline{RES} input voltage do not meet V_{IL}: The program continues running in the normal mode.
- (iii) When both of the PXX input voltage and RES input voltage meet VIL:

When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.

When two pollings regard the PXX input voltage as "L" level, the HALT mode is entered and after power is restored a reset occurs, releasing the standby mode.

(c) At the time of return from power failure backup

After power is restored, a reset occurs, releasing the standby mode.

2-1-4. Notes for design of sample application circuit - (1)

V+ rise time and C2

Make the time constant (C2, R) of the reset circuit 10 times as long as the V⁺ rise time. (R: ON-chip resistor, 500kohms typ.)

Make the V⁺ rise time shorter (up to 20ms).

R1 and C1

Make the R1 value as small as possible. Make the C1 value as large as possible according to the backup time calculated. (Fix the R1 value so that the C1 charging current does not exceed the power source capacity.)

R2 and R3

Make the "H"-level input voltage applied to the PXX pin equal to VDD.

R4

Fix the time constant of C2 and R4 so that C2 can discharge during the period of time from when V^+ gets lower than V^+ TRON (TR OFF) at the time of instantaeous break until the PXX input voltage gets lower than $V_{|L|}$ (because release by reset is not available after the HALT mode is entered by instantaneous break).

R5 and R6

Make V⁺ (VBE \pm 0.6V is obtained by R5 and R6) when the reset circuit works (Tr ON) more than (operating VDD min + VF of diode D1). Observing this note, make V⁺ as low as possible to provide a reset early enough after power-ON.

Backup time

The normal operation continues with a relatively high current dissipation from when power failure is detected by the P_{XX} until the HALT instruction is executed. Fix the C1 value so that the standby supply voltage is held during backup time of set + above-mentioned time.

2-1-5. Notes for software design

- Design the program so that port A₀ to A₂ cannot be used for standby release and port A₃ is brought to "H" level at the standby mode.
- Check a standby request by polling the input port twice.

(Example)

	•		
	BP1	AAA	:1st polling
	RCTL	3	;Interrupt inhibit
	BP1	AAA	;2nd polling
	HALT		;Standby
ΛΔΔ.			,

2-2. Sample application 2 where the standby function is used for power failure backup

Shown below is a sample application where the program selects between power-ON reset and reset after power is restored.

2-2-1. Sample application circuit — (2) (No instantaneous break in power source)

Fig. 2-3 shows a sample application where the standby function is used for power failure backup.






Fig. 2-3. Sample application — (2) where the standby function is used for power failure backup

2-2-2. Operating waveform in sample application circuit — (2)

The operating waveform in the sample application circuit in Fig. 2-3 is shown in Fig. 2-4. The mode is roughtly divided as follows:

- (1) Power-ON reset
- (2) Return from power failure backup





V+TRON: V+ value when TR1 is turned ON/OFF.

Fig. 2-4. Operating waveform in sample application circuit - (2)

2-2-3. Operation of sample application circuit — (2)

(a) At the time of power-ON reset

The operation and notes are the same as for sample application circuit — (1), except that after reset release Pxx="L" is program-detected to decide program start after initial reset.

(b) Standby initiation

When one polling regards the PXX input voltage as "L" level, the HALT mode is entered.

(c) At the time of return from power failure backup

After power is restored, a reset occurs, releasing the standby mode. After standby release PXX="H" is program-detected, deciding program start after power is restored.

- Note -

If power is restored after VDD during power failure backup gets lower than VIH on the PXX, PXX="L" may be program-detected, deciding program start after initial reset.

2-2-4. Notes for design of sample application circuit — (2)

R2 and R3

Fix the R2 value so that R2≯R1 is yielded and fix the R3 value so that IB of TR2 is limited.

R4

There is no severe restriction on the R4 value, but fix it so that C2 can discharge quickly. Other notes are the same as for sample application circuit — (1).

2-2-5. Notes for software design

- Design the program so that port An to A2 cannot be used for standby release and port A3 is brought to "H"
- Check a standby request by polling the input port once.

(Exa	imple)					
		: BP1	AAA	Polling		
		HALT	000	尹olling ;Standby		
AAA	\:	:				
				•	At any control of the second of the control of the	
-						. :
						1
		* * * * * * * * * * * * * * * * * * * *	1			
					•	

- 2-3. Sample application 3 where the standby function is used for power failure backup.
- 2-3-1. Sample application circuit (3) (There is an instantaneous break in power source.)

 Fig. 2-5 shows a sample application where the standby function is used for power failure backup.






Fig. 2-5. Sample application — (3) where the standby function is used for power failure backup

2-3-2. Operating waveform in sample application circuit - (3)

The operating waveform in the sample application circuit in Fig. 2-5 is shown in Fig. 2-6. The mode is roughly divided as follows:

- (1) Power-ON reset
- (2) Instantaneous break of main power source
- (3) Return from power failure backup





V+TR10N: V+ value when TR1 is turned ON/OFF V+TR30N: V+ value when TR3 is turned ON/OFF

Fig. 2-6. Operating waveform in sample application circuit — (3)

2-3-3. Operation of sample application circuit — (3)

(a) At the time of power-ON reset

The operation and notes are the same as for sample application circuit - (2)

- (b) At the time of instantaneous break
 - (i) When the PXX input voltage does not meet VIL (the PXX input level does not get lower than input threshold level VIL) and the RES input voltage only meets VIL:

A reset occurs in the normal mode. After reset release PXX="H" is program-detected, deciding program start after instantaneous break.

(ii) When both of the PXX input voltage and RES input voltage do not meet VIL: The program continues running in the normal mode.

(iii) When both of the PXX input voltage and RES input voltage meet VIL:

When two pollings do not regard the PXX input voltage as "L" level, the HALT mode is not entered and a reset occurs.

When two pollings regard the PXX input voltage as "L" level, the HALT mode is entered and after power is restored a reset occurs, releasing the standby mode. After standby release PXX="H" is program-detected, deciding program start after instantaneous break.

(c) At the time of return from power failure backup

The operation and notes are the same as for sample application circuit - (2)

2-3-4. Notes for design of sample application circuit - (3)

R3

Bias resistance of TR2

• R7 and R8

Fix the R7 and R8 values so that TR3 is turned ON/OFF at approximately 1.5V of V+.

Other notes are the same as for sample application circuit - (1)

2-3-5. Notes for software design

Same as for sample application circuit — (1)

2-4. Notes (1) for providing serial transfer

Notes for providing power failure backup and serial transfer

This application assigns top priority to power failure backup. When power failure backup is provided, serial transfer may not be provided normally.

(1) When the internal clock is used for the serial clock:

Execute the serial transfer start instruction immediately before executing the HALT instruction. If this is done during serial transfer, the power failure backup mode is entered without normal transfer.

(2) When the external clock is used for the serial clock:

When power failure is detected, it is most prioritized that the HALT mode is entered, providing power failure backup. It is necessary to design an application system where no release signal by serial transfer completion is input to the HALT instruction execution cycle and no release signal is input during backup.

2-5. Notes (2) for providing serial transfer

Notes for providing HALT and serial transfer for program standby without power failure backup

This application assigns top priority to serial transfer. The following notes for system design must be observed.

(1) When the internal clock is used for the serial clock:

Transfer starts when it is ready on both sides. When transfer is not ready on the other side, the HALT instruction is executed to reduce the current dissipation. When transfer is ready, the HALT release signal (RES, PA) causes return from the standby mode, starting serial transfer.

(2) When the external clock is used for the serial clock:

Synchronization must be provided between microcomputers to prevent the HALT instruction and HALT release signal (RSIOEND) from overlapping. When transfer is ready, the serial transfer start instruction is executed and the program is placed in the wait state. The other side adjusts time so that no overlap occurs between the HALT instruction and transfer completion and starts serial transfer. On completion of transfer, the HALT mode is released and the program is executed with an instruction immediately following the HALT instruction.

Notes for Program Evaluation

 When evaluating the LC6543/46 with the evaluation chip (LC6594, LC65PG43-A/46-A, LC65PG43/46), the following must be observed.

. <u>.</u> 6	Item	Fun	Notes for evaluation			
Classi- fication	item -	Mass-production chip	Evaluation chip	Trotes for evaluation		
	2-pin OSC	PI ₀ and OSC2 share one pin (PI ₀ /OSC2). Either of them is selected exclusively by user option. When 2-pin OSC is selected, PI ₀ /OSC2 pin provides OSC2 and performs no function of PI ₀ port. Data input to PI ₀ /OSC2 by mistake is always read as "0".	Evaluation chip has PI ₀ and OSC2 separately. Pin required for option is selected as required. Even when OSC2 pin is selected by option, PI ₀ circuit is present and functions as complete port PI ₀ .	Since input/output at PI0 on evaluation chip results in difference between evaluation chip operation and mass-production chip operation, input/output at PI0 is prohibited.		
tion	OSC divider	3 selections (1/1, 1/3, 1/4) by option	3 selections (1/1, 1/3, 1/4) available by 2 pins of DIV pin, 3OR4 pin.	DIV pin, 30R4 pin must be set according to option specified for mass-production chip.		
Notes for option	Ports C, D output level at reset mode	Ports C, D can be brought to "H" or "L" in a group of 4 bits.	Port C and port D can be brought to "H" and "L" by CHL pin and DHL pin respectively.	CHL pin and DHL pin must be set according to option specified for mass-production chip.		
	Port output bitwise. configuration PU/OD		Only OD without PU.	[LC6594-applied evaluation] External resistor (10kohms) on evaluation board must be connect- ed to necessary port. [Piggyback-applied evaluation] Resistor must be connected to necessary port on application board.		
	PU resistor configura- tion	PU resistor brought to Hi-Z (Pch Tr to turn OFF) at "L" output mode.	PU resistor, being external resistor, whose impedance remains unchanged at "L" output mode.	For mass-production chip, leakage current only flows in Pch Tr at "L" output mode; for evaluation chip, current continues flowing in PU resistor at "L" output mode.		

Classi- fication	Item	Fun	Notes for evaluation				
Class Figs	rtem	Mass-production chip	Evaluation chip	Notes for evaluation			
	OSC constants -1	[2-pin RC OSC] Catalog-guaranteed constants provide OSC at frequency specified in catalog.	[2-pin RC OSC] Different from mass-production chip in circuit design and characteristic.	[2-pin RC OSC] Frequency must be adjusted to OSC frequency of mass-production chip by adjusting variable resistor.			
Notes for OSC		[2-pin ceramic resonator OSC] Catalog-guaranteed constants provide OSC at frequency specified in catalog.	[2-pin ceramic resonator OSC] Different from mass-production chip in circuit design and characteristic. Wiring capacitance may provide unstable OSC.	adjusted according to service conditions.			
	OSC constants -2	[2-pin ceramic resonator OSC] Feedback resistor is contained.	[2-pin ceramic resonator OSC] No feedback resistor is contained.	[2-pin ceramic resonator OSC] For evaluation chip, feedback resistor of 1Mohm must be connected externally.			
electrical ·	OSC frequency	OSC frequency characteristic as indicated in catalog.	Different from mass-production chip in circuit design, and characteristic.	ES, CS must be used to evaluate characteristic in detail. The standby current cannot be			
Notes for electrical characteristics	Operating current, standby current	Current characteristic as indicated in catalog.	Different from mass-production chip in circuit design, and characteristic.	evaluated in detail. However, the standby current can be confirmed roughly in the manner discussed later. Be sure to confirm the standby current.			
	Operating voltage	Supply voltage range as indicated in catalog.	Evaluation chip must be also used at VDD=5V±5% at which EPROM, other LSI are used.				
conditions	Operating temper- ature	Temperature range as indi- cated in catalog.	Evaluation chip must be used at 10°C to 40°C.				
Notes for operating condi	Port A input voltage	Input/output configuration of normal threshold input. Input voltage as indicated in catalog.	Input/output configuration of low threshold input. Different from mass-production chip in input/output configuration.	·			
Z	Type No. setting	LC6543/46 differ in ROM, RAM capacity.	RAM capacity is set by RAMC pin according to Type No.	SW3-2 on evaluation board is always placed in PA position. SW3-1 is set according to Type No.			

(Confirmation methods for the standby function)

The standby current at the standby mode of the simulation chip can be evaluated not exactly but approximately. Then, do the following steps.

(a) Confirmation of the standby state

Be sure to confirm whether or not the LSI enters the standby mode when the standby conditions are satisfied.

- (i) When the OSC1 and OSC2 oscillation option is selected, confirm on an oscilloscope that the oscillation stops in the standby mode.
- (ii) Confirmation by the current dissipation

Remove the EPROM when confirming whether or not the LSI enters the standby mode. The IDD of the LSI can determine whether or not the LSI is now in the standby mode.

When the LSI is in the operating mode, more than some $100\mu\text{A}$ current is transmitted. When in the standby mode, the current of the I_{DD} is $150\mu\text{A}$ or less if the DIV, 30R4, CHL, DHL and RAMC are all set to "H" (excluding the load current). If the DIV, 30R4, ——, etc. are all set to "L", the current of the I_{DD} is approximately $20\mu\text{A}$.

(b) Confirmation by the load current

Your program must be designed so that the current is not transmitted to the input/output ports prior to the execution of the HALT instruction. This can reduce the useless dissipation of the load current at the standby mode and be confirmed on an oscilloscope.

- (i) Design your program so that the current is not transmitted to the output ports prior to the execution of the HALT instruction.
- (ii) Design your program and peripherals so that the input ports and input/output ports are not brought to the floating state at the standby mode.

If brought to the floating state, current flows in the microcomputer input circuit section, causing more current dissipation. Therefore, the backup enable time is shortened extremely in applications where the capacitor backup is used.


Ceramic resonator oscillation constants when the EVA-TB6543/46 is used


When developing your program using te target board EVA-TB6543/46, use the constants shown below because the ceramic resonator oscillation constants depend on the conditions for evaluation and the cable length, etc.

Note) When the evaluation chip is used in the 2-pin ceramic resonator oscillation mode, no feedback resistor is contained unlike the mass-production chip.

Connect a feedback resistor of 1Mohm externally as shown below.

Since constants R, C are also differ from those for the mass-production chip, refer to Table shown below and adjust the capacitor value according to the stray capacitance of the circuit.





2-pin Ceramic Resonator Oscillation Circuit for Evaluation Chip and Mass-production Chip

Table of Ceramic Resonator Oscillation Constants when the EVA-TB6543/46 is used

				Evaluation chip (*)					
Ceramic resonator			Mas-production chip C1 = C2	including ca standar	-	including no capacitance of standard cable			
				C1 = C2	R	C1 = C2	R		
4MHz	CSA4.00MG	(Murata)	33pF	8pF	0 ohm	33pF	0 ohm		
4WITZ	KBR4.0M	(Kyocera)	33pF	10pF	0 ohm	33pF	0 ohm		
1MHz	CSB1000K (Murata)		(CSB1000D used)	82 pF	0 ohm	220pF	0 ohm		
Ī	KBR1000H	(Куосега)	100pF	82pF	0 ohm	220pF	0 ohm		
800kHz	CSB800K	(Murata)	(CSB800D used) 220pF	220pF	0 ohm	220pF	0 ohm		
ı	KBR800H	(Kyocera)	220pF	150pF	0 ohm	150pF	0 ohm		
	CSB400P	(Murata)	330pF	470pF	0 ohm	470pF	0 ohm		
400kHz	z KBR400B (Kyocera) 330pF KBR400H		330pF	390pF	0 ohm	330pF	0 ohm		

(*) The standard cable is a cable attached to target board EVA-TB6543/46.

The Table shows two cases where the capacitance of the cable is included and no capacitance of the cable is included.

- Example where the capacitance of the cable is included

 The capacitance of the cable is included when the resonator is connected to the user's application board through the cable from the EVA-TB6543/46.
- Example where no capacitance of the cable is included


 No capacitance of the cable is included when the resonator is placed near the evaluation chip (on the EVA-TB6543/46).


When using any other cable than the attached cable, adjust the capacitor value according to the stray capacitance.

			•
	. -		
• • •			

How to use the piggyback chip (LC65PG43/46-A)


(1) Layout of pins and control pads, and External dimensions





PAD1: Power supply pad


PAD2: Mounting pad for oscillation circuit components




(2) How to mount EPROM

The EPROM to be mounted should contain an already-assembled program data. To write data to the EPROM, use the EPROM writer function on the EVA-800 or EVA-410C board. The mountable EPROM is an Intel 2732, 2764 or their equivalents.

EPROM (2732 or 2764) for program data






(3) Power supply for EPROM

A typical EPROM dissipates the current of 50mA to 100mA. If the power capacity of an application product board is not sufficient, use an independent power supply circuit to provide the EPROM with the current externally.

a) At the factory shipment, the EPROM uses the same power supply circuit as the simulation chip does. To supply external current to the EPROM, the EPROM power supply selection jumpers are provided on the reverse side of the simulation chip. At the factory shipment, the circuit connection is arranged so that current can be supplied to the EPROM through the power supply pin (VDD pin) of the simulation chip.




- (A) Connected to the GND (0V) pin.
- (B) Connected to the EPROM power supply pin.
- (C) Connected to the power supply pin of the simulation chip.

[Note that the circuit connection is arranged at the factory shipment so that the current can be supplied to an EPROM through the simulation chip.]

b) To supply current to an EPROM externally from an independent power source Disconnect pattern (B) from pattern (C).

Connect the power supply pin (+5V) of an external independent power source circuit to pattern (B) and then the other pin to pattern (A)(GND).



[To supply current to an EPROM from an external power source circuit.]

(Note) A simulation chip is an LSI produced in CMOS process technology.

The simulation chip will suffer from a "latch up" which is specific to CMOS LSIs if the voltage below the VSS level is applied to input pins and output pins, or if the voltage above the VDD level is applied such pins. The latch up problem may damage or degrade the device. To prevent it, much care should be taken to the power supply circuit design for the simulation chip and an EPROM.


In turning on a simulation chip and an EPROM, the simulation chip should be the first and the EPROM, the second. To turn off them, the order is reversed.

(4) Switches and pad for option selection

a) Switches for CPU-function settings

On the simulation chip are provided the switches for selecting a RAM capacity, a desired CPU and its stack level, output logic level at reset for ports C and D, divider circuit's divide ratio, and P10/OSC2 pin function. These switches are provided on the surface of the simulation chip board.

The figure below shows the outline of the above switches. The switch settings will be described in the item dealing with option specification methods.



Switch 1 (PI0) Sets the PI0/OSC2 pin to the port 10 for input/output.

Switch 2 (OSC2) Sets the P10/OSC2 pin to the OSC2 pin for oscillation.


Switch 3 (DIV) } Selects the divide ration for the divider circuit.

Switch 5 (DHL) Select the output logic at the reset for port D. Switch 6 (CHL). Select the output logic at the reset for port C.

Switch 7 (RAMC) Select a desired CPU from LC6543 and LC6546.

b) Pad 2

The pad 2 is provided on the piggyback LSI to mount oscillation components. Add an external resistor according to a selected oscillation option. The switch settings will be described in the item dealing with option specification methods.



OSC1

: connected to the OSC1 pin of the LSI.

PIO/OSC2


: connected to the PIO/OSC2 pin of the LSI.

Vss

: connected to the VSS pin of the LSI.


(5) Option specification methods

- Option specification method for oscillation circuits Oscillation circuits can be selected by using the PAD2 and CPU-function setting switches.
 - (i) Ceramic oscillation circuit



- · Connect the PIO/OSC2 pin with the OSC1 pin through an external resistor of $1M\Omega$.
- · For the oscillation constants of an application board, refer to the catalog.

Fine control may be needed because the ideal RC constant will change due to mounting conditions.



- · Switch 1 . . . Set it to the OFF side. Switch 2 . . . Set it to the ON side.
- The PIO/OSC2 pin can be used as OSC2 pin for oscillation.

(CPU-function setting switches)

(ii) 2-pins RC oscillation circuit



- · No external component is required by the PAD2.
- · For the oscillation constants of an application board, refer to the catalog.

Fine control may be needed because the oscillation frequency of a mass-production LSI might differ from that of the application board.






- * Switch 1 . . . Set it to the OFF side. Switch 2 . . . Set it to the ON side.
- The PIO/OSC2 pin can be used as the OSC2 pin for oscillation.

(CPU-function setting switches)


(iii) External clock circuit



· No external component is required by the PAD2.


- · Switch 1 . . . Set it to the ON side. Switch 2 . . . Set it to the OFF side.
- The PIO/OSC2 pin can be used as the input/output PIO port.

- b) Option specification method for dividers
 Dividers can be selected by using the CPU-function setting switches.
 - (1) 1/1 divider circuit




Switch 3 . . . Set it to the OFF side.
 Switch 4 . . . Set it to either side.

(ii) 1/3 divider circuit



Switch 3 . . .Set it to the ON side.
 Switch 4 . . .Set it to the ON side.

(iii) 1/4 divider circuit




Switch 3 . . . Set it to the ON side.
 Switch 4 . . . Set it to the OFF side.

c) Option specification method for the output logics of ports C and D at reset

The output logics of ports C and D at the reset can be specified by using the CPU-function setting switches.

Switch 5 (DHL) Select the output logic of port D at the reset from H and L. Switch 6 (CHL). Select the output logic of port C at the reset from H and L.

(1) To set the logic level of port D or C at the initial reset to "H" (output OFF in case of open drain output)



- Set switch 5 or switch 6 to the ON side.
- The output logic level of port D or C at the initial reset can be specified independently.
- (ii) To set the logic level of port D or C at the initial reset to "L".



- Set switch 5 or switch 6 to the OFF side.
- The output logic level of port D or C at the initial reset can be specified independently.
- d) Option specification method for evaluated CPUs

Evaluated microcomputers can be specified by using the CPU-function setting switches.

(i) To develop user application programs for the LC6543 microcomputers.



· Set switch 7 to the OFF side.

(ii) To develop user application programs for the LC6546 microcomputers.



· Set switch 7 to the ON side.

LC6543, LC6546 SERIES INSTRUCTION SET (BY FUNCTIONS)

Description Symbol : Memory addressed by DP : Input/output port addressed by DPL AC AC CF : Accumulator M(DP) (), [] : Contents P(DP_L) PC STACK TM : Accumulator bit t : Transfer and direction : Carry flag : Control register : Program counter : Addition CTL : Stack register : Subtraction : Timer : Timer (internal) interrupt request flag : Data pointer : AND : E register TMF EXTF : External interrupt request flag : Flag bit n : Memory At, Ha, La : Working register
ZF : Zero flag : Exclusive OR Fn M : Zero flag

ğ	Mnemonic		Instruction code]_]_		<u> </u>	<u> </u>	T	· · · · · · · · · · · · · · · · · · ·
Instruction			D2D6D5D4	D3D2D1D0	Bytes	Š	Function	Description	Status flag effected	Remarks
	CLA	Clear - AC	1100	0000	ī	Т	AC - O	The AC contents are cleared.	2F	* 1
ğ	CLC	Clear CF	1110	0001	ī	1	CF 0	The CF contents are cleared.	CF	
i i	STC	Set CF	1 1 1 1	0001	1	1	CF 1	The CF is set.	CF	
5	CMA	Complement AC	1 1 1 0	1011	ī	ı	AC - (AC)	The AC contents are complemented,	ZF	
불	INC	increment AC	0000	1110	ī	1	AC -(AC) +1	The AC contents are incremented +1.	ZF CF	
Ę	DEC	Decrement AC	0000	1111	ī	1	AC - (AC) -1	The AC contents are decremented -1.	ZF CF	
Accumulator menipulation instructions	RAL	Rotate AC left through CF	0000	0001	1	1	ACO-(CF). ACn+1-	The AC contents are shifted left through the CF.	ZF CF	
l §	TAE	Transfer AC to E	0000	0011	1	1	E -(AC)	The AC contents are transferred to the E.		
₹	XAE	Exchange AC with E	0000	1101	1	1	(AC) □(E)	The AC contents and the E contents are exchanged.		
ē	INM	Increment M	0010	1110	1	1	M(DP) - [M(DP)]+1	The M(DP) contents are incremented +1.	ZF CF	
불	DEM	Decrement M	0010	1 1 1 1	ī	1	M(DP) - (M(DP)) -1	The M(DP) contents are decremented -1.	ZF CF	
Memory manipulation instructions	SMB bit	Set M data bit	0000	1 0 8,80	Н	1	M(DP. B1B0) ←1	A single bit of the M(DP) specified with B ₁ B ₀ is set.	<u> </u>	
Memor	RMB bit	Reset M data bit	0010	1 0 B ₁ B ₀	-	1	M(DP. B 1 B 0) 0	A single bit of the M(DP) specified with B ₁ B ₀ is reset.	ZF	
	AD	Add M to AC	0110	0000	-	-	AC -(AC) + (M(DP))	Binary addition of the AC contents and the M(DP) contents is performed and the result is stored in the AC.	ZF CF	
	ADC	Add M to AC with CF	0010	0000	-	1	AC -(AC) + (M(DP)) +(CF)	Binary addition of the AC, CF contents and the M(DF) contents is performed and the result is stored in the AC.	ZF CF	
	DAA	Decimal adjust AC in addition	1110	0110	1	1	AC +(AC) + 6	6 is added to the AC contents.	ZF	
	DAS	Decimal adjust AC in subtraction	1110	1010	-	1	AC -(AC)+10	10 is added to the AC contents. The AC contents and the MIDP) contents	ZF	
ctions	EXL	Exclusive or M to AC	1111	0101	1	1	AC -{AC} ¥ (M(DP))	The AC contents and the M(DP) coments are exclusive-ORed and the result is stored in the AC. The AC contents and the M(DP) contents	2F	
n instru	AND	And M to AC	1110	0 1 1 1	1	1	AC(AC) A (MIDPI)	are ANDed and the result is stored in the AC.	ZF	
nperisor	OR	Or M to AC	1110	0101	1	1	AC -(AC) V (M(DP))	The AC contents and the M(DP) contents are ORed and the result is stored in the AC. The AC contents and the M(DP) contents	ZF	
Arithmetic operation/comperison instructions	СМ	Compare AC with M	1111	1011	1		(M(DP))+(AC)+1	are compared and the CF and ZF are sat/resat. Comparison result	ZF CF	
Arit	CI data	Compare AC with immediate data		†3†2 1 0			13121110 +(AC)+1	The AC contents and the immediate data $ _3 _2 _1 _0$ are compared and the ZF and CF are set/reset. Comparison result	ZF CF	
	CLI data	Compare DPL with immediate data	0 0 1 0	1 1 0 0	2	2	(DPL) ¥13121110	The DPL contents and the immediate data 1 ₃ 1 ₂ 1 ₁ 1 ₀ are compared.	ZF	· · · · · · · · · · · · · · · · · · ·
	Li data	Load AC with immediate data		13 12 14 10	1	1	AC -13121110	The immediate data 1 ₃ 1 ₂ 1 ₁ 1 ₀ is loaded in the AC.	ZF	* 1
	s	Store AC to M	0000	0010	1	ᆜ	M(DP) +(AC)	The AC contents are stored in the M(DP).		
	L .	Load AC from M	0010	0001	1	Ц	AC - [MIDPI]	The M(DP) contents are loaded in the AC. The AC contents and the M(DP)	ZF	The ZF is set/reset
ctions	XM data	Exchange AC with M. then modify DPH with immediate data	1010	O M ₂ M ₁ M ₀	1	2	(AC)≒ [M(DP)] DPH +-(DPH) + OM2M1M0	contents are exchanged and then the DP _H contents are modified with the contents of (DP _H) vOM ₂ M ₁ M ₀ .	ZF	A OH ³ M ¹ M ⁰ tamps of (Db ^H) seconducts to the
Loed/store Instructions	X	Exchange AC with M	1010	0000	1	2	(AC) ≒ (M(DP))	The AC contents and the M(DP) contents are exchanged.	ZF	The ZF is set/reset according to the DF _M contents at the time of inserve tion execution.
Loed/	ΧI	Exchange AC with M. then increment DPL	1111	1110	1	2	(AC) \$ (M(DP)) DPL +(DP) +1	The AC contents and the M(DP) contents are exchanged and then the DP _L contents are incremented +1.	ZF	The ZF is set/reset according to the resek of (DPL +1),
	XD	Exchange AC with M then decrement DPL	1111	1111	1	2	(AC) = (M(DP)) DP1 ←(DP1) - 1	The AC contents and the M(DP) contents are exchanged and then the DP ₁ contents are decremented -1.	ZF	The ZF is setfreset according to the result of IDP _L =13
	RT BL	Read table data from program ROM	0110	0011	1	2	AC E-ROM (PCh.E, AC)	The contents of ROM addressed by the PC whose low-order 8 bits are replaced with the E and AC contents are loaded in the AC and E.		

Beauty Compared		
LOZ data Loz data	Status flag affected	Remarks
Table Transfer Part AC D Part D Pa		
Back Transfer DR, 1 1 0 0 1 1 1 0 0 1 1		<u> </u>
Table Transfer Part AC D Part D Pa	ZF	
Table Transfer Part AC D Part D Pa		
Note Second processes Seco	-	
Note	7 F	
Note	- 	
SF8 Itag Set Itag Det Det Det St8 St8 Det Det Det St8 St8 Det Det St8 St8 Det Det Det St8 St8 Det De		
SER Itag Set Itag Det O 1 O 1 S S S S S O O O O S S		
SER Itag Set Itag Det O 1 O 1 S S S S S O O O O S S		
Apply Breath Br		
Mart Jump in the current 0 1 1 0 1 1 1 1 1 1		
Dank	ed of Fg Fy, so The according with with	the flags are divided into 4 groups of into 4 groups of in F ₃ , F ₄ to 7, F ₈ to F ₁₁ , F ₁₂ o F ₁₈ . The ZF is set/emet eccording to the 4 int including a ingle bit secoliar with the immediate late 3 gbg 3 gbg.
Page modified by E		
RT		
RT		.,
RT		
BANK Change bank 1 1 1 1 0 1 1 1 1 1		
BANK Change bank 1 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1	ZF CF	· -
BAt addi Branch on AC bit 0 1 1 1 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0 1 0	Stran	function and y whom your wradintely before on
BNAI addi Branch on no AC bit 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 0 1 1 0 0 0 1 1 0	Iner	Market jou Co temporare in industria
BMI addr Branch on M bit	10	Anamonic is BAO is BA3 according to the value of L
P/P6P5P4 P3P2P1P0 BNMt addr Branch on no M bit P/P6P5P4 P3P2P1P0 BNMt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BP1 addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on no Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on no Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4 P3P2P1P0 BNPt addr Branch on Port bit P7P6P5P4P3P2P1P0 BNPt addr Branch on Port bit D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1 D1	101	Inemonic is BNAD is BNAD as BNAD according in the value of 1.
BNMt addi Branch on no Mott P2P6P4 P3P2P1P0 P3P2	BM	Inemonic is BMO to IM3 according to he value of t.
BP1 addr Branch on Port bit	10	Anamonic is BNAMO is BNAMS according to the value of E.
BNPt addi Branch on no Port Dit 0 0 1 1 0 1110 2 2 P3 P2 P1 P0 P3 P2 P1 P0 II {P(OP1. 1 tt o) } = 0 with the immediate data 110 is 0, a branch to the address specified with the immediate data 7 P6 p6 p6 p7 p7 p1 p0 within the same page occurs.	ar:	Anomanic is BPO to IP3 according to the value of L
Le st. TARE is a branch to the	End Ster	Inemonic is BNP0 to NP3 according to the value of 1.
BTM addr Branch on timer O 1 1 1 1 1 0 0 2 2 PC1~0 - P7P5P5P4 P3P2P1P0 o1 TMF = 1 then TMF is 1, a branch to the TMF is 1, a branch to the TMF is 2 page occurs. The TMF is reset.	TMF	

ruction		Mnemonic	 	ion code	Bytes	Cycles	Function	Description	Status flag	Remarks
Protection of the Control	BNTM addr	Branch on no timer	D ₇ D ₆ D ₅ D ₄			2	PC7~0← P2 P6 P5 P4	If the TMF is O. a branch to the	affected	
	ON THE BOOK	Black of the time	P7 P6 P5 P4				P3P2P1P0 11 TMF=0 1hen TMF←0	If the TMF is 0, a branch to the address specified with the immediate data P ₂ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. The TMF is reset.	/MF	
	BI addr	Branch on interrupt	0 3 1 1 P7P6P5P4		2	2	PC7~0 ← P7 P6 P5 P4 P3 P2 P1 P0 II EXTF == 1 then EXTF ← 0	If the EXTF is 1, a branch to the address specified with the immediate data P ₂ P ₈ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs. The EXTF is reset.	EXTF	
	BNI addr	Branch on no interrupt	0 0 1 1 P7P6P5P4	1 1 0 1 PaP2P1P0	2	2	PC 7 -0 ← P7 P6 P5 P4 P3 P2 P1 P0 If EXTF = 0 then EXTF ← 0	if the EXTF is 0, a branch to the address specified with the immediate date PpBgPgPgPgPpP0 within the same page occurs. The EXTF is reset.	EXTF	
Branch instructions	BC addr	Branch on CF	O 1 1 1 P7P6P5P4	1 1 1 1 P3 P2 P1 P0	2	2	PC7~0 ← P7 P8 P5 P4 P3 P2 P1 P0 If CF == 1	If the CF is 1, a branch to the address specified with the immediate data P ₇ P ₈ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs.		
Branch in	BNC addr	Branch on no CF	0 0 1 1 P1P6P5P4	1 1 1 1 P3P2P1P0	2	2	PC 7~0 P2 P6 P5 P4 P3 P2 P1 P0 i1 CF ==0	If the CF is 0, a branch to the address specified with the immediate data P ₇ P ₆ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs.		
	BZ addr	Branch on 2F	0 1 1 1 P7P8P5P4	1 1 1 0 P3P2P1P0	2	2	PC7~0~P7P6P5P4 P3P2P1P0 if 2F=1	If the ZF is 1, a branch to the address specified with the immediate data P ₇ P ₈ P ₅ P ₄ P ₃ P ₂ P ₁ P ₀ within the same page occurs.		
	BNZ addr	Branch on no 2F	0 0 1 1 P7 P6 P5 P4	1 1 1 0 P3 P2 P1 P0	2	2	PC7~0 - P7P6P5P4 P3P2P1P0 II ZF = 0	If the ZF is 0, a branch to the address specified with the immediate data PyP6P6P4P3P2P1P0 within the same page occurs.		
	BFn addr	Branch on flag bit	1 1 0 1 P7 P6 P5 P4	03 02 01 00 P3 P2 P1 P0	2	2	PC7~0 ←P7P6P6P4 P3P2P1P0 i1 Fn=1	If the flag bit of the 16 flags specified with the immediate data ngnghing is 1, a branch to the address specified with the immediate data PgPePsP4P3P2P1P0 within the same page occurs.		Mnomonic is BFO to BF15 eccenting to the value of 6.
	BNFn addi	Branch on no flag bit	1 0 0 1 P;P6P5P4	n3 n2 n1 na P3 P2 P1 P0	2	2	PC7~0 P7 P6 P5 P4 P3 P2 P1 P0 II Fn == 0	If the flag bit of the 16 flags specified with the immediate data ngngning is 0, a branch to the address specified with the immediate data PgPgPgPgPgPgPgPtPg within the same page occurs.		Mnomonic is BNF0 to SNF15 according to the value of n.
3	IP	Input port to AC	0000	1100	1	1	AC - (PIDPLI)	Port P(DP _L) contents are loaded in the AC.	2F	
효	OP	Output AC to port	0110	0001	1	1	P(DPL) - (AC)	The AC contents are outputted to port PID	P _L).	
nput/Output Instructions	SPB bit	Set port bit	0000	0 1 B1 B0	1	2	P(DP L. B1 B0) -1	A single bit in port P(DP _L) specified with the immediate data B ₁ B ₀ is set.		When this instruction is assemble, the E contents are destroyed,
Inputfou	RPB bit	Reset port bit	0010	0 1 B:Ba	1	2	P(DPL, B: Bo) -0	A single bit in port $P(DP_L)$ specified with the immediate data $\theta_1\theta_0$ is reset.	2F	When this instruction is suggested, the E contents are destroyed
	SCTL bit	Set control register bit (S)	0010	1 1 0 0 B3 B2 B1 B0	2	2	CTL -(CTL) V B3 B2 B1 B0	The bits of the control register specified with the immediate data $B_3B_2B_1B_0$ are set.		
instructions	ACTL bit	Reset control register bit(S)	0010	1 1 0 0 B3 B2 B1 B0		2	CTL -(CTL) A B3B2B1B0	The bits of the control register specified with the immediate data 83828180 are reset.	ZF	<u> </u>
ser insti	WITM	Write timer	1111	1001	<u>'</u>	,	TM++(E).(AC) TMF +-0	The E and AC contents are loaded in the timer. The TMF is reset.	TMF	
Other	HALT	Halt	1111	0110	1	1	Halt	All operations stop.		Only when all pine of port PA are set at L, stop.
	NOP	No operation	0000	0000	ī	ī	No operation	No operation is performed, but 1 machine cycle is consumed.		

^{*1} If the CLA instruction is used continuously in such a manner as CLA, CLA, ————, the first CLA instruction only is effective and the following CLA instructions are changed to the NOP instructions. This is also true of the LI instruction.