CSE1400 - Computer Organisation

Self-Study: Week 6 Basic Processing Unit

Delft University of Technology 2021/2022 Q1

Special thanks to Sára Juhošová, Patrik Barták, Matej Havelka and Kiril Vasilev, Ana Cristiana Marcu for helping with the compilation of this set of questions.

Important information:

- 1. If any question is unclear please consult Stack Overflow. For more specific questions, you can use the Queue during lab hours.
- 2. The average time for solving this self study is **3** hours, and **1** hour is allocated to giving feedback. Timings are included for each exercise to give you a more clear overview of how much time you should be spending on them.
- 3. The maximum amount of points for this self study is 200 points. To get the points you should submit a serious attempt on Peer and **properly review** your peers' submissions (100 points per full cycle, including review evaluation).
- 4. Answers will be provided during the weekly tutorial sessions.

Instruction Execution 1




Figure 1: Basic Processing Unit with missing components.

1. (5 mins) Figure 1 shows the components of a CISC-style basic processing unit. Name the numbered components and describe what kind of information is stored in them.

#	name	description
1	instruction address generator	generates the address of the newt instruction
2	MAR	Memory Address Legister - stores memory address
3	MDR	Memory Data Rejister - stores data from memory
4	2	stores the result of ALU operations

2. (5 mins) Write down the 5 stages of a RISC-based BPU and explain what is happening during each

s. Fetch - jet instruction from memory

a. Decode - evaluate the OP code and the encoded rejister addressing

s. Execute - perform arithmetic and logic operations in the ALU

4. Memory - access information from memory if needed

- 11:10 hard - communicate back to rejisters it needed

3. (10 mins) Consider the following assembly code:

```
foo:
                        pushq %rbp
movq %rsp, %rbp
1.
2 .
3.
                        jmp bar
            foo 2:\\
                        pushq %rbp
movq %rsp, %rbp
addq %r12, %r15
4 .
5 .
6.
7.
                        jmp end
            bar:
                        pushq %rbp
movq %rsp, %rbp
8.
9.
                        jmp foo2
10.
            end:
                        movq~\$0\,,~\%r\,d\,i
11.
12.
                         call exit
```

Write down the value of the program counter (PC) for every instruction (during the instruction execution stage) until the code finishes. Assume that the line number corresponds to the memory location of the instruction on that line and the exit instruction is at memory location 64.

#	instruction being executed	value in PC
1	pushq %rbp	2
2	movq %rsp, %rbp	3
3	jmp bar	B
4	pushq %rbp	9
5	move forsp for by	40
6	jmp fool	4
7	pusha "orbo	5
8	may lorsp, yorbp	6
9	adda %orl, %-15	ነ ነ
10	imp lend	11
11	move \$0 % rdi	12
12	call exist	64

2 Control Signals

4. (5 mins) Write down the microroutine for fetching instructions. Assume that the PC is updated automatically by the Instruction Address generator.

PCant, MARIN, READ, WMFC a. MDR out, SRSN We fetch the instruction from PC to MAR and then read it after which we Jetch it to IR to be able to control circuity.

5. (8 mins) Create the most efficient microroutine for the Add R2, (R4), R3 instruction after it has been fetched. Explain why do you think this is the most efficient one.

1. R2 out, XIN

2. RY out, MARIN, READ, WMFC

3. MDPart, ADD, 25N

4. 2 out, R38N

Hotep execution is the most optimal one, since we will always ned a steps for decoding data, I step for the add operation to be performed in the ALU and I step for outputting the regult.

6. (8 mins) Create a microroutine for the Divide (R1), (R2), R3 instruction after it has already been fetched.

1. R.Lout, MARSN, LEAD, WHIFC

- 2. MDRON, X5N 3. RLON, MARIN, READ, WMFC 4. MDRON, DIVIDE, 25N
- 5. 2 out, R38N

7. (8 mins) Create the most efficient microroutine for the BRANCH PC + (R3) instruction after it has already been fetched. Assume that the memory address at R3 holds the offset for jumping.

1. R3 out, MARSN, READ, WMFC

- 2 MDRand, XgN 3. PC out, Xout, ADD, ZgN 4. Zout, PCgN

8. (10 mins) A classic BPU contains 16 registers and an ALU with 104 instructions which uses X as input and Z as output. How many bits do we need to cover all the control signals?

16 registers = 2 -> 2 (4+1) = 10 bits
100 instructions < 126 = 2 -> 7 bits


X -> only SN -> 1 bit

Z-> SN and ont -> 2 bits

10+7+2+1 = 20 bits

9. (10 mins) Below are three sequences of instruction stages. How long does each command take to execute? Which of these sequences executes the instruction $R0 \leftarrow R1 + (R2)$ in the *least* amount of time? Every clock tick takes 25 ms and memory access takes 100 ms (assume no cache). Assume that both the bus and register Y are ALU inputs, and that accessing memory takes more than one clock cycle.

Note: 'R1' uses register addressing and '(R2)' uses register indirect addressing.




Instruction sext A first accesses memory which takes 100 ms and performs 3 25ms tasks, [145ms] B, a the other hand, first performs a tesk, then accesses memory and finishes off with 2 tasks [145ms]. Finally C accesses memory while performing a tesk, and afterwards performs two more 25ms tasks, making it the fastest (150ms)

3 Hardwired Control Signals

- 10. (15 mins) A BPU has four instructions in total, two of which are ADD and SUB. The instructions are 8 bits long $(x_0 \text{ to } x_7)$ with the first 2 bits reserved for the opcode. The BPU uses hardwired control signals with a 3-bit (a_0, a_1, a_2) counter and has the following properties:
 - the opcode for the ADD instruction is 01
 - the opcode for the SUB instruction is 11
 - ullet only the ADD and SUB instructions use the Z register
 - If the BPU does not need to communicate with the memory, the counter skips a stage (jumps by 2). For example, if the BPU needs to access memory after stage 2 (01) it goes to stage 3 (10) otherwise it jumps to stage 4 (11)


Express the control signals for Z_{in} using boolean algebra.

Hint: the stages order is Fetch, Decode, (Possible) Memory Access, Execute, Writeback.




4 Microprogrammed Control Signals

- 11. (12 mins) Consider the following components of a BPU:
 - A register file containing 32 registers
 - The MAR and MDR registers
 - An ALU capable of performing 20 operations
 - (a) Calculate the number of bits needed for the section of a vertically encoded micro instruction that controls these components.



(b) Calculate the same for a horizontally encoded micro instruction.



12. (15 mins) Consider the following simplified micro instruction set with mixed encoding. The register file has 16 registers (encoded as 4 bits) and the ALU's ADD instruction is encoded as 01101. Registers are addressed based on their number (e.g. R5 = 0101). The format of a micro instruction is given below, where each x represents one bit.

RF_{read}	RF_{write}	$RF_{addr-out}$	$ m RF_{addr-in}$	$\mathbf{F}_{\mathbf{ALU}}$	Xin	$MUX_{select(const/x)}$	$\mathbf{Z_{in}}$	$\mathbf{Z}_{ ext{out}}$	END	
X	x	xxxx	xxxx	XXXXX	x	X	X	X	X	
01101-ADD										

(a) The BPU is performing the ADD R4, R7, R8 operation (summing the R4 and R7 registers and outputting the result to R8) and has just fetched and decoded the instruction. Given the format above, determine the micro instructions necessary to carry out the **execute** and **writeback** phases of ADD R4, R7, R8.

Fill in the microinstructions on the empty lines first and then fill in the table:

RF_{read}	$\mathbf{RF_{write}}$	RF _{addr-out}	$RF_{addr-in}$	$\mathbf{F}_{\mathbf{ALU}}$	X_{in}	$\mathrm{MUX}_{\mathrm{select(const/x)}}$	$\mathbf{Z_{in}}$	$\mathbf{Z}_{ ext{out}}$	END
1	0	0100	0000	0000	1	0	0	0	0
1	O	0111	0000	01101	0	,	1	0	0
0	1	0000	1000	0000	P	0	0	1	1

(b) Calculate the number of bits used for encoding in our simplified micro instruction set and explain your reasoning:

We have single bit encoded RFread, RFwrite, Xin, MUX, Zin, Zout and End which takes I bits and I 4-bit vertically encoded RF address-in and out as well as 5-bit vertical FALL for a total of LD-bit encoded instruction Set.