



**ELECTRICAL & COMPUTER
ENGINEERING**
TEXAS A&M UNIVERSITY

ECEN 325 Final Project:

Preliminary Report

Kylan Lewis & Suraj Dhana

UIN: 719001131 & 226007653

ECEN 325 - 502

TA: Jian Shao & Nathan Taylor

Date: 11/9/2020

Table of Contents

Table of Contents	2
Introduction	3
Design & Procedure	5
First Stage :	5
Second and Third Stage :	6
Simulation Results	8
Measurements	9
Final Design	10
Conclusion	11

Introduction

The purpose of this project is to familiarize and test our understanding of a CMOS amplifier.

Design Requirements: Design a three-stage amplifier with Bipolar and CMOS transistors to satisfy the following constraints. Note, the design should use standard value resistors (no potentiometers).

- $|A_v| \geq 25$
- $R_{in} \geq 200k\Omega$
- 3 dB Bandwidth $> 200kHz$
- Harmonic distortion below -30dB with $v_{imax} = 5mV_{pk}$ (10mV_{pp}) measured at 10kHz input sine signal $V_{CC} = 5V$ (referred to a ground voltage of 0V)
- Output large-signal voltage swing of 2V peak.
- $R_{load} = 8\Omega$. Note, you may have to use multiple transistors in parallel in the output stage to drive this load. Check the power ratings of the transistors.
- Use a minimum of 3 MOSFETs in your design. Note, if desired you can use more and also BJTS, but the intent is that MOSFETs are a key part of your design.

Design & Procedure

First Stage Values:

$$A_{V_1} = 10$$

$$V_{RS} = 1 \text{ V}, R_{Load} = 8 \text{ } \Omega$$

$$V_{RD} = \frac{(V_{DD} - V_O - V_{RS})}{\left(1 + \left(\frac{2}{A_{V_1}}\right)\right)} = \frac{5 - 1 - 1}{\left(1 + \left(\frac{2}{10}\right)\right)} = 2.5 \text{ V}$$

Let $V_{RD} = 2.25$ to avoid clipping,

$$V_O = \frac{2 \cdot V_{RD}}{|A_{V_1}|} = 0.5 \text{ V}$$

$$I_D = \frac{\beta}{2} \cdot V_O = 7.19 \text{ mA}$$

$$R_D = \frac{V_{RD}}{I_D} = 313 \text{ } \Omega$$

$$R_{G1} = \frac{200 \text{ k}\Omega \cdot 5}{(1 + 2.2 + 0.45)} = 274 \text{ k}\Omega$$

$$R_{G2} = 740.75 \text{ k}\Omega$$

Second and Third Stage Values :

$$A_{V_2} \cdot A_{V_3} = 19.4$$

$$I_X = \frac{V_O}{R_{Load}} = \frac{1}{8} = 0.125 \text{ A}$$

$$V_d = \frac{V_O}{A_{V_3}} = 1.93$$

$$V_{O(Vx)} = 1.876 \text{ V}$$

$$V_{RD} \leq \frac{(10 - 1.93 - 0.5 - 0.5 - 2 \cdot V_{RD})}{19.4}$$

$$V_{RD} \leq 6.4 \approx 6$$

$$I_D = 5.37 \mu\text{A}$$

$$V_{O(V2)} = \frac{226}{19.4} = 0.158$$

$$\text{Hence, } R_D = 1.1178 \text{ M}\Omega$$

$$R_{G1} = \frac{(10k \cdot 10)}{(0.5 + 1.5 + 0.158)} = 46.34 \text{ k}\Omega$$

$$R_{G2} = 12.75 \text{ k}\Omega$$



$$R_S = 93.157$$



$$V_{R_{G4}} = 1.25 + 2.2 + 1.876 ; V_{R_{G4}} = 5.33 \text{ V}$$

$$R_{G4} = 5.33 \text{ k}\Omega$$


$$R_{G3} = 4.67 \text{ k}\Omega$$

Simulation Results





Final Design



Results

Specifications	Simulated Results
$ A_v \geq 25$	36.48 dB = 66.71 Gain
$R_{in} \geq 200\text{k}\Omega$	202.7865 k Ω
3-dB Freq. $\geq 200\text{kHz}$	210 kHz
THD < -30dBc	1.81076% = 34.83 dB
Total Power Dissipation	$\approx 1200\text{ mW}$
VDD & VSS	5 V and -5 V
MOSFETS Used (min 3)	4