

ECEN 325 Final Project:

Preliminary Report

Kylan Lewis & Suraj Dhana

UIN: 719001131 & 226007653 ECEN 325 - 502

TA: Jian Shao & Nathan Taylor

Date: 11/9/2020

Table of Contents

Table of Contents	2
Introduction	3
Design & Procedure	5
First Stage:	5
Second and Third Stage:	6
Simulation Results	8
Measurements	9
Final Design	10
Conclusion	11

Introduction

The purpose of this project is to familiarize and test our understanding of a CMOS amplifier.

Design Requirements: Design a three-stage amplifier with Bipolar and CMOS transistors to satisfy the following constraints. Note, the design should use standard value resistors (no potentiometers).

- $|A_v| \ge 25$
- $R_{in} \ge 200 k\Omega$
- 3 dB Bandwidth > 200kHz
- Harmonic distortion below -30dB with vimax = 5mVpk (10mVpp) measured at 10kHz input sine signal VCC = 5V (referred to a ground voltage of 0V)
- Output large-signal voltage swing of 2V peak.
- Rload = 8Ω . Note, you may have to use multiple transistors in parallel in the output stage to drive this load. Check the power ratings of the transistors.
- Use a minimum of 3 MOSFETs in your design. Note, if desired you can use more and also BJTS, but the intent is that MOSFETs are a key part of your design.

Design & Procedure

First Stage Values:

$$\begin{split} A_{V_1} &= 10 \\ V_{RS} &= 1 \ V, \ R_{Load} = 8 \ \Omega \\ V_{RD} &= \frac{\left(\ V_{DD} - V_O - V_{RS} \right)}{\left(1 + \left(\frac{2}{A_{V_1}} \right) \right)} = \frac{5 - 1 - 1}{\left(1 + \left(\frac{2}{10} \right) \right)} = 2.5 \ V \end{split}$$

Let $V_{RD} = 2.25$ to avoid clipping,

$$V_O = \frac{2 \cdot V_{RD}}{|A_{V_1}|} = 0.5 V$$

$$I_D = \frac{\beta}{2} \cdot V_O = 7.19 \, mA$$

$$R_D = \frac{V_{RD}}{I_D} = 313 \,\Omega$$

$$R_{G1} = \frac{200 \, k\Omega \cdot 5}{(1 + 2.2 + 0.45)} = 274 \, k\Omega$$

$$R_{G2} = 740.75 \, k\Omega$$

Second and Third Stage Values:

$$A_{V_2} \cdot Av_3 = 19.4$$

$$I_X = \frac{V_O}{R_{Load}} = \frac{1}{8} = 0.125 A$$

$$V_d = \frac{V_O}{A_{V_3}} = 1.93$$

$$V_{O(Vx)} = 1.876 V$$

$$V_{RD} \le \frac{\left(10 - 1.93 - 0.5 - 0.5 - 2 \cdot V_{RD}\right)}{19.4}$$

$$V_{RD} \leq 6.4 \approx 6$$

$$I_D = 5.37 \, \mu A$$

$$V_{O(V2)} = \frac{226}{19.4} = 0.158$$

Hence,
$$R_D = 1.1178 M\Omega$$

$$R_{G1} = \frac{(10k \cdot 10)}{(0.5 + 1.5 + 0.158)} = 46.34 \, k\Omega$$

$$R_{G2} = 12.75 \, k\Omega$$


$$R_{\rm s} = 93.157$$


$$VR_{G4} = 1.25 + 2.2 + 1.876$$
; $VR_{G4} = 5.33 V$


$$R_{G4} = 5.33 \, k\Omega$$


$$R_{G3} = 4.67 \, k\Omega$$

Simulation Results










Final Design



Results

Specifications	Simulated Results
$ A_{\rm V} \ge 25$	36.48 dB = 66.71 Gain
Rin ≥ 200kOhms	202.7865 kOhms
3-dB Freq. ≥ 200kHz	210 kHz
THD < -30dBc	1.81076% = 34.83 dB
Total Power Dissipation	≈ 1200 mW
VDD & VSS	5 V and -5 V
MOSFETS Used (min 3)	4