8x1 Multiplexer Circuit

By: Kyle W. Brown

Goals of the Experiment

To design an 8x1 Multiplexer (MUX) circuit by combining previous lab circuits using the MAX7000S family, EPM7128SLC84-7 device in Quartus 9.1 software. Given F(A,B,C,D) = (A+B+D')(C+A)(B+D) to simplify. Using A, C, and D as selection lines.

Theory of Operation

A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of an input line is controlled by a set of selection lines. Normally, there are 2^n input lines and n selection lines whose bit combinations determine which input is selected.

Multiplexers allows multiple inputs to be connected independently to a single output, these are found in a variety of applications including data routing, logic function generators, control sequencers, and parallel-to-serial converters.

Truth Table

Dec	A	В	С	D	F
0	0	0	0	0	0
1	0	0	0	1	0
2	0	0	1	0	0
3	0	0	1	1	0
4	0	1	0	0	0
5	0	1	0	1	0
6	0	1	1	0	1
7	0	1	1	1	1
8	1	0	0	0	0
9	1	0	0	1	1
10	1	0	1	0	0
11	1	0	1	1	1
12	1	1	0	0	1
13	1	1	0	1	1
14	1	1	1	0	1
15	1	1	1	1	1




Function Table

	\mathbf{I}_0	\mathbf{I}_1	\mathbf{I}_2	\mathbf{I}_3	\mathbf{I}_4	1 ₅	\mathbf{I}_6	1 ₇
B'	0000		0010			1001	1010	1011
В	0100	0101	0110	O111	1100	1101	1101	1111
	I_0	${ m I}_1$	${ m I_2}$	I_3	${ m I_4}$	I_5	I_6	I_7
B'	0	1	2	3	8	9	10	11
В	4	(3)	6	7	12	13	14	15
	Vcc	Vcc	В'	В'	В'	GND	В'	GND

 $F(A,B,C,D)=\Pi(0,1,2,3,4,5,8,10)$

K-Map




Schematics of the Circuit

An 8x1 multiplexer consists of eight data inputs D0 through D7. Three inputs select lines A, B, C and two output lines F1 and F2. Depending on the select lines combinations, multiplexer decodes the inputs. The schematic below denotes an 8x1 multiplexer connected by 3 inputs and 1 select lines using OR gates to the MUX.

The below figure shows the block diagram of an 8x1 multiplexer with enable input that enable or disable the multiplexer. Since the number data bits given to the MUX are eight then 3 bits (23=8) are needed to select one of the eight data bits. In the circuit, when enable pin set to one, the multiplexer will be disabled and if it is zero then select lines will select the corresponding data input to pass through the output.



Schematic





From the above Boolean equation, the logic circuit diagram of an 8x1 multiplexer can be implemented by using 3 OR gates, AND gate, and a NOT gate.

Experimental Results

The schematic was compiled to expedite synthesis of the circuit into waveform for simulation analysis. The results from the compilation were used as values for preparation of the waveform editor. The compilation and simulation success are documented below.

Compilation Results








Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning Info: Quartus II Full Compilation was successful. 0 errors, 2 warnings



Simulation Results

Below is the Waveform for the 8x1 MUX circuit. The simulation is based on a 16.0us end time with a 1.0us count time. Inputs A,B,C,D were grouped together leaving outputs F1 and F2.





Info: Number of transitions in simulation is 50
Info: Quartus II Simulator was successful. 0 errors, 0 warnings

Conclusion

An 8x1 multiplexer was designed in a schematic diagram with *A*,*B*,*C*, and *D* as inputs with *F1* and *F2* as output values. Based on the Truth table and K-Map the schematic, compilation, and simulation for the 8x1 Multiplexer circuit was successful. There were no errors to document in the compilation or simulation reports. The circuit is suitable to proceed to the next step in the design.

