Kyle Brown

EET 3100: Advanced Digital Design

Dr. Victor Bondarenko

29 Jan. 2018

Full Adder Circuit

Goals of the Experiment:

Design a full adder circuit using MAX10 (DA/DF/DC/SA/SC) family in Quartus 9.1. The full adder circuit will be created into a symbol to minimize the complexity of the circuit.

Theory of Operation:


Full Adders are a circuit that will add a carry bit from another full or half adder and two operand bits to produce a sum bit and a carry bit. Full Adders can add two 1-bit numbers and accept a carry bit from a previous adder stage.

Truth Table

Х	Υ	Z	CARRY	SUM
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Schematics of the Circuit:

The graphic schematic below shows the full adder connected by, XOR, OR, and AND gates.





The schematic has been compiled below in order to prepare for the simulation of the circuit. Then, the values need to be specified in the Waveform editor for the input and also the time intervals.

Compilation Results


Successful - Mon Jan 29 11:27:38 2018	
17.1.0 Build 590 10/25/2017 SJ Lite Edition	
FullAdder	
FullAdder	
MAX 10	
10M08DAF484C8G	
Final	
3 / 8,064 (< 1 %)	
0	
5/250(2%)	
0	
0 / 387,072 (0%)	
0/48(0%)	
0/2(0%)	
0/1(0%)	
0/1(0%)	

Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings 293000 Quartus Prime Full Compilation was successful. 0 errors, 13 warnings

Experimental Results:

Below are the Compilation and Waveform chart for this circuit. he outputs for the addition and subtraction are correct. This would lead to the belief that the circuit was graphically represented properly.

Simulation Results



Conclusion

The Truth table, schematic, compilation, and simulation were successful. There were no errors to document in the compilation or simulation. The circuit will be suitable for further development with FPGA developmental board.



Reference Page

Dueck, K. *JK Flip Flop Truth Table and Circuit Diagram*. 2nd ed. Clifton Park, NY. Cengage Learning. 2005

