
<u>Programming Assignment 1 Report - DESIGN OF AN 8-BIT NON-PIPELINED PROCESSOR USING VERILOG</u>

CSE490 Kyle Shuttleworth Rishit Parihar

GitHub: https://github.com/kyleshut/Design-of-an-8-bit-non-pipelined-processor-using-verilog

Schematic:



Program Counter: The program counter increments the address to the next instruction that will be executed.

Simulation Results: As you can see in the simulation below the address is incremented by 1 at every posedge which is what we expect the program counter to do.



Instruction Memory: The Instruction Memory is the memory where instructions are fetched. It takes in the address passed by the program counter and retrieves the instruction that was stored at that address and then outputs that instruction

Simulation Results: I initialized the instruction memory to hold the 6 instructions given to us in the project handout. As you can see in the simulation below everytime the address is incremented the instruction memory outputs the instruction at that address in the instruction memory.



Register File: The Register file contains a set of registers and those registers can be read or written to.

Simulation Results: In the simulation below at every posedge data from data write data is written into the write register and initial inputs for the first clock cycle in test bench are as follows: clock = 0;

```
registers[0] = 8'b00001000; // 8
registers[1] = 8'b00001001; // 9
read_reg1 = 0; // $t0
read_reg2 = 1; // $t1
write_reg = read_reg1; $t0
write_data = 8'b00000101; // 5
```

After delay i turn clock to 1 and as you can see by simulation below:


The value of write_data was written into the registers at the write_reg index.

After delay I then turn clock back to 0 and initialize inputs

```
clock = 0;
write_reg = read_reg2;
write data = 8'b00000010;
```


After delay i turn clock to 1 and as you can see by simulation below:

The value of write was written into the registers at the write reg index.



Control: The control unit is the brains of the datapath. It directs the datapath on what operations it should take for different instructions based on the opcode that is passed as an input to the control.


Simulation:



As you can see by the simulation as we pass in different opcode values the signals will change to the designated signal values for that specific opcode

MUX: the mux unit in our project is 2 to 1. Therefore mux take's in 2 inputs and then outputs one of them depending on the value of a signal.

simulation:




As you can see by the simulation above mux takes in two inputs in the first clock cycle 8 and 4. It outputs 8 since the signal is 0. In the second clock cycle mux takes in two inputs in the second clock cycle 2 and 7. It outputs 7 since signal is 7.

Data Memory: The data memory is a component that allows you to store the value of a register in the data memory or read a value from the data memory into a register.



As you can see by the simulation we are able to write the value that is in writeData into the DataMemory.

Processor: The processor is the component that executes instructions. It is able to do this since the processor is the component that connects all of the other components. Since the processor is able to run simple instructions like add, sub, addi, lw, sw we can run instructions one after another to create a program.



The instruction sequence loaded into instruction memory is:

```
Initially I set r0 = 8, r1 = 9
```

```
Addi 0, 0, 0, 2 // r0 = 10, r1 = 9

Add 0, 0, 0, 0 // r0 = 20, r1 = 9

Sub 1, 0, 1 // r0 = 20, r1 = 11

Sw 1, 0(0) // r0 = 20, r1 = 11, d[20] = 11

Lw 0, 0(0) // r0 = d[20], r1 = 11

Add 0, 0, 0, 0 // r0 = 22, r1 = 11

memory[0] = 8'b10000010;


memory[1] = 8'b01100000;
```

```
memory[2] = 8'b10110000;
memory[3] = 8'b00110000;
memory[4] = 8'b00000000;
memory[5] = 8'b01100000;
```


As you can see by the simulation above, the processor / components are working correctly since the alu result we get in the last cycle we have an instruction is 22. Based on our instruction input and initialized register values this is what we expect.

Adder


The adder adds any two unsigned 8 bit integers while accounting for the carryout




SUBThe sub, subtracts any two unsigned 8 bit integers while accounting for the carryout



ALUDescription: The Alu is component responsible for carrying out logic and arithmetic calculations.





266,430 ps	266,431 ps	266,432 ps	266,433 ps	266,434 ps	266,435 ps	266,4
			03			
			00			
			4			
			03			

SIGN Extend

sign extend takes in a 3 bit input and extends it to 8 bits

Name	Value	0 ps	1 ps	2 ps	3 ps	4 ps	5 ps	брѕ
> W inp[2:0]	1				1			
> 15 out[7:0]	01				01			

					117,003 ps			•
Name	Value	117,650 ps	117,651 ps	117,652 ps	117,653 ps	117,654 ps	117,655 ps	117,6
> 1 inp[2:0]	3				3			
> W out[7:0]	03				03			

JUMP

As jump is a J-type instruction in which the first 5 bits will be the address for the target, we take the first 4 bits from the input and sign extend them to be 8bits and output the extended address

J-type Instruction:

Opcode			Address					
7	6	5	4	3	2	1	0	

Name	Value	ı	999,996 ps	ı	999,998 ps	ı	1,000,00
₩ [4]	0						
1 [3]	0						
₩ [2]	1						
₩ [1]	0						
₩ [0]	0						
∨ W address[7:0]	04			04			
18 [7]	0						
₩ [6]	0						
18 [5]	0						
18 [4]	0						
18 [3]	0						
18 [2]	1						
70							

Work Log:

Kyle:

Program Counter: implementation + testbench/simulation + report Instruction Memory: implementation + testbench/simulation + report

Register File: implementation + testbench/simulation + report Control: implementation + testbench/simulation + report Mux: implementation + testbench/simulation + report

Data Memory: implementation + testbench/simulation + report

Processor: implemented data path for add Instruction Processor: implemented data path for sub Instruction Processor: implemented data path for addi instruction Processor implemented data path for sw instruction Processor implemented data path for lw instruction

Processor testbench/simulation

Processor report Schematic Fixed signext

Rishit

ALU: implementation + testbench/simulation + report
Adder: implementation + testbench/simulation + report
SUB: implementation + testbench/simulation + report
SIGN EXT: implementation + testbench/simulation + report
JUMP: implementation + testbench/simulation + report
Schematic

References:

https://marceluda.github.io/rp_dummy/EEOF2018/Verilog_Cheat_Sheet.pdf

https://www.youtube.com/watch?v=-Kdbzax9EOQ