


**Programming Assignment 1 Report - DESIGN OF AN 8-BIT NON-PIPELINED PROCESSOR
USING VERILOG**

**CSE490
Kyle Shuttleworth
Rishit Parihar**


GitHub: <https://github.com/kyleshut/Design-of-an-8-bit-non-pipelined-processor-using-verilog>

Schematic:




Program Counter: The program counter increments the address to the next instruction that will be executed.


Simulation Results: As you can see in the simulation below the address is incremented by 1 at every posedge which is what we expect the program counter to do.



Instruction Memory: The Instruction Memory is the memory where instructions are fetched. It takes in the address passed by the program counter and retrieves the instruction that was stored at that address and then outputs that instruction


Simulation Results: I initialized the instruction memory to hold the 6 instructions given to us in the project handout. As you can see in the simulation below everytime the address is incremented the instruction memory outputs the instruction at that address in the instruction memory.





Control: The control unit is the brains of the datapath. It directs the datapath on what operations it should take for different instructions based on the opcode that is passed as an input to the control.


Simulation:



As you can see by the simulation as we pass in different opcode values the signals will change to the designated signal values for that specific opcode


MUX: the mux unit in our project is 2 to 1. Therefore mux take's in 2 inputs and then outputs one of them depending on the value of a signal.

simulation :




As you can see by the simulation above mux takes in two inputs in the first clock cycle 8 and 4. It outputs 8 since the signal is 0. In the second clock cycle mux takes in two inputs in the second clock cycle 2 and 7. It outputs 7 since signal is 1.

Data Memory: The data memory is a component that allows you to store the value of a register in the data memory or read a value from the data memory into a register.



As you can see by the simulation we are able to write the value that is in writeData into the DataMemory.

Processor: The processor is the component that executes instructions. It is able to do this since the processor is the component that connects all of the other components. Since the processor is able to run simple instructions like add, sub, addi, lw, sw we can run instructions one after another to create a program.



```
memory[2] = 8'b10110000;  
memory[3] = 8'b00110000;  
memory[4] = 8'b00000000;  
memory[5] = 8'b01100000;
```

As you can see by the simulation above, the processor / components are working correctly since the alu result we get in the last cycle we have an instruction is 22. Based on our instruction input and initialized register values this is what we expect.

Adder

The adder adds any two unsigned 8 bit integers while accounting for the carryout

[illegible]

SUB

The sub, subtracts any two unsigned 8 bit integers while accounting for the carryout

The image shows a Verilog IDE with two windows. The left window, titled 'Objects', displays a list of variables for the 'Protocol Instance'.

Name	Value	Data T...
> IN1	0a	Array
> IN2	08	Array
> RES	02	Array
CO	0	Logic



The right window, titled 'Untitled 3', shows a testbench simulation. It includes a table of variable values and a waveform view.

Name	Value
IN1[7:0]	0a
IN2[7:0]	08
RES[7:0]	02
CO	0



The waveform view displays the signal values over time, with time markers at 157,440 ps, 157,441 ps, 157,442 ps, 157,443 ps, 157,444 ps, 157,445 ps, and 157,446 ps. The signals shown are IN1[7:0], IN2[7:0], RES[7:0], and CO.

ALU

Description: The Alu is component responsible for carrying out logic and arithmetic calculations.



Name	Value
> inp[2:0]	1
> out[7:0]	01

Name	Value
>  inp[2:0]	3
>  out[7:0]	03

Work Log:

Kyle:

Program Counter: implementation + testbench/simulation + report
Instruction Memory: implementation + testbench/simulation + report
Register File: implementation + testbench/simulation + report
Control: implementation + testbench/simulation + report
Mux: implementation + testbench/simulation + report
Data Memory: implementation + testbench/simulation + report
Processor: implemented data path for add Instruction
Processor: implemented data path for sub Instruction
Processor: implemented data path for addi instruction
Processor implemented data path for sw instruction
Processor implemented data path for lw instruction
Processor testbench/simulation
Processor report
Schematic
Fixed signext

Rishit

ALU: implementation + testbench/simulation + report
Adder: implementation + testbench/simulation + report
SUB: implementation + testbench/simulation + report
SIGN EXT: implementation + testbench/simulation + report
JUMP: implementation + testbench/simulation + report
Schematic

References:

https://marceluda.github.io/rp_dummy/EEOF2018/Verilog_Cheat_Sheet.pdf

<https://www.youtube.com/watch?v=-Kdbzax9EOQ>