


Main w bus and top level view
 This version by Vincent Sanders based on design by Ben Eater
Schematic released as CC BY-SA

Sheet: /
 File: sap.sch

Title: Simple As Possible computer

Size: A4	Date: 2020-02-03	Rev: 1
KiCad E.D.A. kicad 5.1.5+dfsg1-2bpo10+1	Id: 1/13	

Rev: 1
Id: 2/13



This version by Vincent Sanders based on design by Ben Eater

Schematic released as CC BY-SA

Sheet: /RegisterA/

File: register.sch

Title: Simple As Possible computer

Size: A4


Date: 2017-05-10


Rev: 1

KiCad E.D.A. kicad 5.1.5+dfsg1-2bpo10+1

Id: 3/13









10. 7/13


Id: 8/13

Id: 9/13



Clock generation with manual step and halt This version by Vincent Sanders based on design by Ben Eater Schematic released as CC BY-SA	
Sheet: /clock/ File: clock.sch	
Title: Simple As Possible computer	
Size: A4	Date: 2017-05-10
KiCad E.D.A. kicad 5.1.5+dfsg1-2bpo10+1	Rev: 1
Id: 10/13	





Control flags display
 This version by Vincent Sanders based on design by Ben Eater
Schematic released as CC BY-SA

Sheet: /status/
 File: status.sch

Title: Simple As Possible computer

Size: A4 Date: 2017-05-10

KiCad E.D.A. kicad 5.1.5+dfsg1-2bpo10+1

Rev: 1

Id: 12/13

