# Introduction to Digital Logic Design Lab EECS 31L

Lab 4

Kyle Zyler Cayanan 80576955


02/27/2021

## 1 - Objective

For this lab, we were tasked with designing a RISC-V Single Cycle Processor. All modules of the processor we had designed in previous labs. For this lab, we focused on building the Data Memory and Datapath modules. The other modules designed previously were the Flip Flop, Instruction Memory, Register File, Muxs and an Adder.


#### 1.1 - Data Memory

The Data Memory Module is similar to the Instruction Memory module. It will read an address and write a 32 bit number to that address. There are 128 addresses available for use in the Data Memory Module. There are also inputs MemRead and MemWrite which enables the module to read and write to and from the address. The output simply reads the data written from the specified address. Where the output goes will be described in the Data Path module. Below is the diagram of the module.



#### 1.2 - Data Path

The Data Path is essentially the entire processor as a module. It will control the data flow of each input. The output cycles back through several modules and gets split up into different sections as an instruction.



#### 1.3 - 2:1 MUX

The MUX is the same as before, it has just been adjusted to handle 32 bit inputs and outputs.

#### 1.4 - Adder

The adder used is a half adder and increments the Program Counter by 4 each time.

#### 2 - Procedure

The procedure is a mixture of behavioral and structural description. Behavioral description was utilized primarily to design the Data Memory module while the DataPath module used structural description.

#### 2.1 - Data Memory

Since the Data Memory can be described as similar to Instruction Memory. The only difference is that it has the ability to read and write data to and from an address. As for the code, it consists of an always block that writes to the address if the MemWrite input is enabled and reads data from the address if MemRead is enabled. As opposed to Instruction memory where the data for each address is hard coded, Data Memory uses the ALU results to write to the address.

#### 2.2 - DataPath

The Data Path uses structural description by instantiating each module. Instead of using the half adder module, we instead replace it with simply performing the operation of adding 4 to the Program counter. Each module besides the half adder has been instantiated to form the data path of that of a machine cycle. The four steps to a machine cycle are Fetch, Decode, Execute, Store. Starting with the Flip Flop module, it stores the input and outputs it as an address for the Instruction Memory module. While this is happening, the PC address increments by 4 to indicate which instruction the processor is on. These three modules make up the Fetch Cycle. The Decode cycle relies on the data from Instruction Memory and splits it up into sections and assigns each section to either opcode, register, or data. The Execution Cycle is mainly handled by the ALU which essentially carries out the instruction. Data Memory is instantiated so that it handles the Store Cycle. The code is shown below.

```
://// Data Path /////
 1
2 !
         module data path # (
                                   // Program Counter
 3
           parameter PC W = 8,
 4
                                   // Instruction Width
            parameter INS W = 32,
5
           parameter RF ADDRESS = 5, // Register File Address
                                   // Data WriteData
 6
           parameter DATA W = 32,
7
            parameter DM ADDRESS = 9, // Data Memory Address
8
            parameter ALU CC W = 4 // ALU Control Code Width
9
         1)(
10
            input
                                 clk , // CLK in datapath figure
11
                                reset, // Reset in datapath figure
            input
12
            input
                                 reg write, // RegWrite in datapath figure
13
           input
                                 mem2reg,
                                             // MemtoReg in datapath figure
14
            input
                                  alu_src,
                                             // ALUSrc in datapath figure
                                 mem_write, // MemWrite in datapath figure
15
            input
                                 mem_read, // MemRead in datapath figure
16
            input
17
            input [ALU CC W-1:0] alu cc,
                                            // ALUCC in datapath figure
18
            output
                          [6:0] opcode,
                                            // opcode in dataptah figure
                           [6:0] funct7,
19
           output
                                             // Funct7 in datapath figure
20
                           [2:0] funct3,
                                             // Funct3 in datapath figure
           output
            output [DATA_W-1:0] alu_result, // Datapath Result in datapath figure
21
22
            wire
                    [PC W-1: 0] PCPlus4,
23 ;
            wire
                     [PC W-1: 0] PC,
24
            wire
                    [INS W-1:0] Instruction,
25
                     [INS_W-1:0] ExtImm,
            wire
26
                    [DATA_W-1:0] WriteBack_Data,
            wire
                     [DATA W-1:0] Reg1,
27
            wire
28
            wire
                     [DATA_W-1:0] Reg2,
29
                    [DATA W-1:0] SrcB,
           wire
                     [DATA W-1:0] DataMem read
30 ;
            wire
31
         );
32 !
33
        1// White many gods have
```

```
34 🖯
         // Write your code here
         //FlipFlop with adder instantiation
35 ⊝
36
         FlipFlop ff(.clk(clk), .reset(reset), .d(PCPlus4), .q(PC));
37 !
     assign PCPlus4 = PC + 3'bl00;
38
39
         ://Instruction Memory instantiation
40
         Instmem instmem(.addr(PC), .instruction(Instruction));
     o assign opcode = Instruction[6:0];
41
     assign funct3 = Instruction[14:12];
42
     assign funct7 = Instruction[31:25];
43
44
45
         //RegFile instantiation
46
         RegFile regfile(
47
             .clk
                             (clk),
48
                            (reset),
            .reset
49 :
             .rg_wrt_en
                            (reg write),
50
            .rg_wrt_addr (Instruction[11:7]),
51 ;
            .rg rd addrl (Instruction[19:15]),
52
            .rg rd addr2
                            (Instruction[24:20]),
53
            .rg wrt data (WriteBack Data),
54
             .rg rd datal
                            (Regl),
55
             .rg rd data2
                            (Reg2)
56 :
         1);
57
         ://Immediate Generate instantiation
58 !
59
         ImmGen immgen(.InstCode(Instruction), .ImmOut(ExtImm));
60
61
         //ALU instantiation
62
         alu 32 alu(
63
            .A in
                         (Regl),
64
             .B in
                         (SrcB),
65
             .ALU Sel
                        (alu cc),
             .ALU Out (alu result),
66
              Camer Out (Camer Out)
E7 1
```

```
.rg_rd_data2
                              (Reg2)
56
         );
57
58
         //Immediate Generate instantiation
59
         ImmGen immgen(.InstCode(Instruction), .ImmOut(ExtImm));
60
61
         //ALU instantiation
62
         alu_32 alu(
63
             .A_in
                         (Regl),
64
             .B_in
                        (SrcB),
65
            .ALU Sel (alu cc),
            .ALU_Out (alu_result),
66
             .Carry_Out (Carry_Out),
67
68
             .Zero
                         (Zero),
             .Overflow (Overflow)
69
70
71
72
         ://MUX instantiations
73
         mux21 alumux(.S(alu_src), .D1(Reg2), .D2(ExtImm), .Y(SrcB));
74
         mux21 datamux(.S(mem2reg), .D2(DataMem_read), .D1(alu_result), .Y(WriteBack_Data));
75
76
         //Data memory instantiation
77
         DataMem datamem(
78
             .MemRead
                         (mem_read),
             .MemWrite (mem_write),
79
80
                         (alu_result[DM_ADDRESS-1:0]),
             .addr
81
             .write_data (Reg2),
82
             .read_data (DataMem_read)
83
         );
84
85
86
         endmodule
87
```

### 3 - Simulation Results

At each clock cycle, the ALU will read data from the Register File and perform the respective instruction. All outputs came out as expected when compared to the provided waveform in the lab manual. Each ALU result corresponds correctly to its operation as well. The screenshots of the waveform are pictured below.

