MSP432P401R Device Erratasheet

1 Revision History

✓ The check mark indicates that the issue is present in the specified revision.

Errata Number	Rev D	Rev C
BSL16		✓
COMP11	✓	✓
PORT31	✓	✓
PORT32	✓	✓
PSS4	✓	✓
RTC14	✓	✓
SYS26		✓
TA23	✓	✓
USCI42	✓	✓
USCI43	✓	✓
USCI44	✓	✓
USCI46	✓	✓
USCI47	✓	✓
USCI48	✓	✓

2 Package Markings

PZ100

LQFP (PZ) 100 Pin



YM = Year and Month Date Code
S = Assembly Site Code
# = Die Revision
LLLL = Assembly Lot Code
○ = Pin 1

ZXH80

BGA, 80 Pin



YM = Year and Month Date Code
LLLL = Assembly Lot Code
S = Assembly Site Code
# = Die Revision
○ = Pin 1

RGC64

QFN (RGC), 64 pin



YM = Year and Month Date Code
S = Assembly Site Code
# = Die Revision
LLLL = Assembly Lot Code
○ = Pin 1

3 Detailed Bug Description

BSL16 *BSL Module*

Function

On blank devices, debugger access over JTAG is disabled after the timeout window

Description

On blank devices, the default device initialization sequence that resides in the boot strap loader (BSL) disables the JTAG pins after a 10 second timeout window if no activity has occurred. This causes debug and program access via JTAG to be disabled. JTAG access can be re-enabled via a device reset (either Class 0 or Class 1).

Workaround

1. Use Serial Wire Debug (SWD) as the debug/program interface instead of JTAG.

OR

2. If timeout occurs, reset device (either Class 0 or Class 1) and ensure JTAG is accessed within a 10 second window

COMP11 *COMP_E Module*

Function

Polling comparator interrupts may result in a missed interrupt

Description

Polling the comparator output interrupt and the output inverted interrupt flags (CEIFG.CExINT and CEIIFG.CExINT) may result in a missed interrupt if the flags are modified while being read.

Workaround

Using an interrupt service routine to service CEIFG and CEIIFG interrupts significantly reduces the probability of the issue occurring.

PORT31 *PORT Module*

Function

Fast transient noise on GPIOs may result in a constant high current

Description

GPIOs subject to fast transient noise (e.g. electromagnetic noise) may see a high constant current. The constant high current is a result of the fast transient noise triggering the internal ESD protection structure and it persists as long as the internal or external current driver sustains the current.

1. When using in Input mode (PxDIR = 0), all GPIOs are impacted by this issue. A fast transient noise on the pin configured as an input or on an adjacent pin could cause a constant high current that is sustained as long as the external driver is present.

2. When using in Output mode (PxDIR = 1), only the high drive GPIOs (P2.0,P2.1,P2.2 and P2.3) are impacted by this issue. If the affected GPIOs are configured in high drive mode (PxDS register) and they (or adjacent pins) are subject to fast transient noise, it could cause a constant high current. Note that this issue is not seen in GPIOs configured in the output direction with the regular drive strength setting since the high drive mode is required to sustain the high current.

If the GPIO configuration is reset by a power cycle, the constant high current is no longer sustained.

Workaround

1. For GPIOs configured as input, ensure that they are driven by a current-limited source < 30mA OR use a series resistance >100 ohm to limit the current.

2. For high drive GPIOs configured as output, ensure adequate protection from fast transients is provided to both the high drive IOs and any adjacent pins.

3. In general, it is recommended to terminate any unused GPIOs in the output direction, driving low to minimize the occurrence of this issue.

4. For guidelines on ESD considerations refer to the document: MSP430 System-level ESD Considerations SLAA530

PORT32 *PORT Module*

Function Sucessive writes to port registers may cause interrupt to pend incorrectly

Description Writing to the PxIES register sets the corresponding PxIFG bit. The PxIFG bit can be cleared by writing '0' to it (clearing the register).

However if the PxIFG bit is cleared immediately (next instruction cycle) after writing to the PxIES register, the interrupt flag does not clear and stays pending.

Workaround Insert a NOP or __no_operation(); instruction after writing to the PxIES register and before clearing the PxIFG register.

PSS4 *PSS Module*

Function SVSMHLP has no impact in LPM4.5 mode

Description Upon entry into LPM4.5, the SVSMH is set to low power normal performance mode automatically regardless of the SVSMHLP setting.

Clearing the SVSMHLP bit (PSSCTL0.SVSMHLP = 0) has no impact in LPM4.5.

This bit works as expected in all other low power modes.

Workaround None

RTC14 *RTC_C Module*

Function Polling RTC interrupts may result in a lost interrupt flag

Description Polling any RTC interrupt flag mapped to the RTCIV register may result in a missed interrupt if the flags are modified while being read.

Workaround Using an interrupt service routine to service flags mapped to the RTCIV register significantly reduces the probability of the issue occurring.

SYS26 *SYS Module*

Function IP Protection Feature not available

Description The Regional IP Protection feature is not available up to Revision C for the MSP432P401R/M devices.

If your application only requires MSP432 full-chip security to protect your software IP from JTAG read-out, this limitation does not apply to you.

Regional IP Protection is used in (i) protecting a specific block of code/data from readout by the rest of the application code and (ii) multi-party firmware development, where each software IP owner delivers an executable IP that is protected from read-out by code from other IP owners using the device.

For more information on benefits and how to use Regional IP Protection, refer to the document: Software IP Protection on MSP432P4xx Microcontrollers

Workaround None

TA23 *TIMER_A Module*

Function Polling timer interrupts may result in a lost interrupt flag

Description Polling any Timer interrupt flag may result in a missed interrupt if the flags are modified while being read.

Workaround Using an interrupt service routine to service timer interrupt flags significantly reduces the probability of the issue occurring.

USCI42 *eUSCI Module*

Function UART asserts UCTXCPTIFG after each byte in multi-byte transmission

Description UCTXCPTIFG flag is triggered at the last stop bit of every UART byte transmission, independently of an empty buffer, when transmitting multiple byte sequences via UART. The erroneous UART behavior occurs with and without DMA transfer.

Workaround None.

USCI43 *eUSCI Module*

Function I2C communication stalled when polling UCBxRXIFG

Description When using the USCI_B I2C module as a receiver, if an asynchronous event occurs during the read of the UCBxRXIFG interrupt flag, the flag could be unintentionally cleared. This may result in the I2C communication being stalled.

Workaround Workaround

1. If the device functions as an I2C master receiver, use synchronous clock sources for operation.

OR

2. Avoid polling UCBxRXIFG. Using the standard interrupt service routine to service the UCBxRXIFG interrupt flag significantly reduces the probability of this errata occurring. Avoid register access to UCBxCTLW0, UCBxSTATW, UCBxRXBUF, UCBxTXBUF, UCBxIFG, & UCBxIV while transmit or receive operation is ongoing and UCBxRXIFG or UCBxTXIFG is expected to be set.

OR

3. Use the clock low time-out select feature (UCCTLO.UCBxCTLW1) to enable a timeout window. In the event that the I2C communication is stalled, use the clock low time-out interrupt to reset the eUSCI module and re-initiate communication.

USCI44 *eUSCI Module*

Function Differing clock sources may cause UART communication failure

Description When using the USCI_A UART module with differing clock sources for the system clock (MCLK) and the UART source clock (BRCLK), a read or write of the UCAxIFG, UCAxCTLW0, UCAxSTATW, UCAxRXBUF, UCAxTXBUF, UCAxABCTL & UCAxIV registers, while the UCATXIFG or UCARXIFG flag is being set by a UART event could unintentionally clear the UCATXIFG or UCARXIFG. This may result in the UART communication being stalled.

Workaround Workaround 1: Use synchronous clocks to source BRCLK and MCLK. Note that the clock frequencies need not be identical and dividers may be used as long as they are

using the same clock source.

Workaround 2: Avoid polling UCAxTXIFG and UCAxRXIFG. Using the standard interrupt service routine to service the interrupt flag significantly reduces the probability of this errata occurring. Avoid register access to UCAxCTLW0, UCAxSTATW, UCAxRXBUF, UCAxTXBUF, UCAxABCTL, UCAxIFG, & UCAxIV while transmit or receive operation is ongoing and UCAxRXIFG or UCAxTXIFG is expected to be set.

USCI46 *eUSCI Module*

Function UART may receive the first byte incorrectly

Description The USCI UART may receive the first byte incorrectly under the following conditions:

1. If the USCI UART is setup to source BRCLK from ACLK or SMCLK and the clock source is turned off, for example when the module is in idle condition and no other peripheral is requesting the same clock source

AND

2. The UART is configured for a baud rate of 9600 and the BRCLK is setup to source a 32kHZ clock (REFO or LFXT)

If the above two conditions are satisfied, the UART start byte received interrupt flag (UCSTTIFG) may not be set and the UART may miss the first bit resulting in an incorrect data byte. Subsequent data bytes are not impacted.

Workaround 1. When setting up the UART at 9600 baud, use a source clock >32kHz or if a 32kHz clock source must be used, lower the baud rate to 4800 baud

OR

2. Ensure any other peripheral (for example a timer sourced from ACLK) is active and using the UART clock source thereby keeping the clock turned on even when the UART module is idle.

USCI47 *eUSCI Module*

Function eUSCI SPI slave with clock phase UCCKPH = 1

Description The eUSCI SPI operates incorrectly under the following conditions:

1. The eUSCI_A or eUSCI_B module is configured as a SPI slave with clock phase mode UCCKPH = 1

AND

2. The SPI clock pin is not at the appropriate idle level (low for UCCKPL = 0, high for UCCKPL = 1) when the UCSWRST bit in the UCxxCTLW0 register is cleared.

If both of the above conditions are satisfied, then the following will occur:

eUSCI_A: the SPI will not be able to receive a byte (UCAxRXBUF will not be filled and UCRXIFG will not be set) and SPI slave output data will be wrong (first bit will be missed and data will be shifted).

eUSCI_B: the SPI receives data correctly but the SPI slave output data will be wrong (first byte will be duplicated or replaced by second byte).

Workaround Use clock phase mode UCCKPH = 0 for MSP430 SPI slave if allowed by the application.

OR

The SPI master must set the clock pin at the appropriate idle level (low for UCCKPL = 0,

high for UCCKPL = 1) before SPI slave is reset (UCSWRST bit is cleared).

OR

For eUSCI_A: to detect communication failure condition where UCRXIFG is not set, check both UCRXIFG and UCTXIFG. If UCTXIFG is set twice but UCRXIFG is not set, reset the MSP430 SPI slave by setting and then clearing the UCSWRST bit, and inform the SPI master to resend the data.

USCI48 *eUSCI Module*

Function SPI communication stalled when polling UCxxIFG.UCRXIFG

Description When using the USCI_A or USCI_B SPI module as a slave, if an asynchronous event occurs during the read of the UCRXIFG (UCxxIFG.UCRXIFG) interrupt flag, the flag could be unintentionally cleared. This may result in the SPI communication being stalled.

Workaround 1. If the device functions as a SPI slave, ensure that the USCI clock source is synchronous to the system clock (MCLK).

OR

2. Avoid polling UCxxIFG.UCRXIFG. Using the standard interrupt service routine to service the UCxxIFG.UCRXIFG interrupt flag significantly reduces the probability of this errata occurring. Avoid register access to UCxxCTLW0, UCxxSTATW, UCxxRXBUF, UCxxTXBUF, UCxxIFG, & UCxxIV while transmit or receive operation is ongoing and UCRXIFG is expected to be set.

4 Document Revision History

Changes from device specific erratasheet to document Revision A.

1. Errata ADC48 was added to the errata documentation.
2. Errata ADC46 was added to the errata documentation.
3. Errata ADC49 was added to the errata documentation.
4. Errata FLASH38 was added to the errata documentation.
5. Errata ADC47 was added to the errata documentation.
6. Errata DMA12 was added to the errata documentation.

Changes from document Revision A to Revision B.

1. PSS1 Description was updated.
2. Errata REF8 was added to the errata documentation.
3. SYS21 Description was updated.
4. Errata RTC11 was added to the errata documentation.
5. Errata RST2 was added to the errata documentation.
6. SYS22 Description was updated.
7. PSS1 Workaround was updated.
8. Errata PCM1 was added to the errata documentation.
9. Errata CS8 was added to the errata documentation.
10. Errata USCI36 was removed from the errata documentation.
11. SYS21 Function was updated.
12. Errata FLASH39 was added to the errata documentation.
13. Errata ADC58 was added to the errata documentation.
14. SYS24 Description was updated.
15. SYS22 Function was updated.
16. SYS24 Function was updated.
17. Errata PORT25 was added to the errata documentation.
18. Errata PSS2 was added to the errata documentation.
19. Errata REF7 was added to the errata documentation.
20. Errata COMP8 was added to the errata documentation.
21. Silicon Revision B was added to the errata documentation.
22. Errata RST1 was added to the errata documentation.

Changes from document Revision B to Revision C.

1. Errata ADC61 was added to the errata documentation.
2. Errata BSL13 was added to the errata documentation.
3. Errata RTC12 was added to the errata documentation.
4. Errata SRAM1 was added to the errata documentation.
5. Errata ADC51 was added to the errata documentation.
6. RST1 Description was updated.
7. Errata ADC57 was added to the errata documentation.
8. Errata PMAP2 was added to the errata documentation.
9. Errata ADC55 was added to the errata documentation.
10. Errata ADC56 was added to the errata documentation.
11. Errata ADC53 was added to the errata documentation.
12. Errata CS5 was added to the errata documentation.
13. Errata ADC52 was added to the errata documentation.

14. Errata PORT27 was added to the errata documentation.
15. Errata SYSTICK1 was added to the errata documentation.
16. Errata PCM2 was added to the errata documentation.
17. Package Markings section was updated.
18. Errata ADC54 was added to the errata documentation.
19. Errata CS6 was added to the errata documentation.
20. Errata FLASH40 was added to the errata documentation.
21. RST1 Workaround was updated.
22. Errata ADC59 was added to the errata documentation.
23. RST1 Function was updated.

Changes from document Revision C to Revision D.

1. Errata CS9 was added to the errata documentation.
2. Errata COMP9 was added to the errata documentation.
3. Errata REF9 was added to the errata documentation.
4. Errata USCI42 was added to the errata documentation.
5. Errata USCI41 was added to the errata documentation.
6. Silicon Revision C was added to the errata documentation.
7. Errata AES1 was added to the errata documentation.
8. Errata FLASH41 was added to the errata documentation.
9. Errata PSS3 was added to the errata documentation.
10. Errata COMP10 was added to the errata documentation.
11. Errata CS10 was added to the errata documentation.

Changes from document Revision D to Revision E.

1. Errata PORT27 was removed from the errata documentation.
2. Errata ADC58 was removed from the errata documentation.
3. Errata REF8 was removed from the errata documentation.
4. Errata CS10 was removed from the errata documentation.
5. Errata FLASH38 was removed from the errata documentation.
6. Errata ADC59 was removed from the errata documentation.
7. Errata REF9 was removed from the errata documentation.
8. Errata CS6 was removed from the errata documentation.
9. Errata ADC57 was removed from the errata documentation.
10. Errata RTC13 was removed from the errata documentation.
11. Errata SYS21 was removed from the errata documentation.
12. Errata CS5 was removed from the errata documentation.
13. Errata PCM1 was removed from the errata documentation.
14. Errata RTC9 was removed from the errata documentation.
15. Errata SRAM1 was removed from the errata documentation.
16. Errata RTC12 was removed from the errata documentation.
17. Errata PSS2 was removed from the errata documentation.
18. Errata ADC47 was removed from the errata documentation.
19. Errata ADC49 was removed from the errata documentation.
20. Errata COMP10 was removed from the errata documentation.
21. Errata REF7 was removed from the errata documentation.
22. Errata PMAP2 was removed from the errata documentation.

23. Errata CS8 was removed from the errata documentation.
24. Errata COMP9 was removed from the errata documentation.
25. Errata FLASH40 was removed from the errata documentation.
26. Errata AES1 was removed from the errata documentation.
27. Errata ADC55 was removed from the errata documentation.
28. Errata FLASH39 was removed from the errata documentation.
29. Errata PSS3 was removed from the errata documentation.
30. Package Markings section was updated.
31. Errata ADC61 was removed from the errata documentation.
32. Errata ADC53 was removed from the errata documentation.
33. Errata DMA12 was removed from the errata documentation.
34. Errata REF3 was removed from the errata documentation.
35. Errata CS9 was removed from the errata documentation.
36. Errata ADC54 was removed from the errata documentation.
37. Errata RST2 was removed from the errata documentation.
38. Errata ADC52 was removed from the errata documentation.
39. Errata ADC60 was removed from the errata documentation.
40. Errata REF4 was removed from the errata documentation.
41. Errata ADC51 was removed from the errata documentation.
42. Errata BSL13 was removed from the errata documentation.
43. Errata USCI41 was removed from the errata documentation.
44. Errata ADC56 was removed from the errata documentation.
45. Errata PORT25 was removed from the errata documentation.
46. Errata WDG7 was removed from the errata documentation.
47. Errata SYSTICK1 was removed from the errata documentation.
48. Errata COMP8 was removed from the errata documentation.
49. Errata PSS1 was removed from the errata documentation.
50. Errata PCM2 was removed from the errata documentation.
51. Errata RST1 was removed from the errata documentation.
52. Errata FLASH41 was removed from the errata documentation.
53. Errata SRAM2 was removed from the errata documentation.
54. Errata ADC62 was removed from the errata documentation.
55. Errata RTC11 was removed from the errata documentation.
56. Errata ADC48 was removed from the errata documentation.

Changes from document Revision E to Revision F.

1. Errata BSL16 was added to the errata documentation.

Changes from document Revision F to Revision G.

1. Errata SYS26 was added to the errata documentation.

Changes from document Revision G to Revision H.

1. TA23 was added to the errata documentation.
2. USCI44 was added to the errata documentation.
3. USCI46 was added to the errata documentation.
4. COMP11 was added to the errata documentation.
5. RTC14 was added to the errata documentation.
6. USCI43 was added to the errata documentation.

7. Silicon Revision D was added to the errata documentation.

Changes from document Revision H to Revision I.

1. USCI47 was added to the errata documentation.

Changes from document Revision I to Revision J.

1. Function for SYS26 was updated.

Changes from document Revision J to Revision K.

1. USCI48 was added to the errata documentation.
2. Function for USCI47 was updated.
3. Description for USCI47 was updated.
4. Workaround for USCI47 was updated.

IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ('TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265