P2597-C02

Jetson TX1/TX2 Developer Kit Carrier Board Supports Jetson TX1/TX2/TX2i

TABLE OF CONTENTS

Description Page

- **Table of Contents**
- Block Diagram
- Power Tree
- IO connector 1/3
- IO connector 2/3
- IO connector 3/3
- BLANK
- USB3.0 type A and USB2.0 micro
- PCIe x4 Connector
- M.2 KEY E
- SDcard Slot 11
- SATA 12
- 13 Gigabit Ethernet
- 14 HDMI
- Serial port and JTAG
- 16 **IO Expansion Connector**
- 17 DSI Connector
- 18 CSI Connector
- 19 ON OFF CONTROLLER
- ON OFF CONTROL OUTPUT LOGIC
- 21 **GPIO Expanders**
- FAN AND DEBUG
- 23 12V BOOST
- **EEPROM** 24
- 25 Supervisor

Description Page

- **BLANK** 26
- 27 DC Jack
- 28 5V & 3V3 Vregs
- 29 3V3 SLP AND 1.8V Vregs
- 30 Rail Discharge
- 31 Power Monitor I
- 32 Power Monitor II
- 33 **Buttons and Mechanical**
- 34 **REVISION HISTORY**

P2597 I2C Port Assignments

BUS:Device address Slave Device

INA3221 (Power measurement) I2C Gen 2: 7'h42 INA3221 (Power measurement) I2C Gen 2: 7'h43 TCA9539 (GPIO Expander)

EVAN STATE

12C Gen 2 : 7'h7.

12C Gen 2 : 7'h7.

12C Gen 3 : 7'57h

12C Gen 3 : 7'57h

P2180 I2C Port Assignments

Slave Device BUS:Device address

TMP451 (Thermal) I2C Gen 1: 7'h4C ADS1015 (ACA detection) 12C Gen 2 : 7'h4A INA226 (Power measurement) 12C Gen 2 : 7'h46 INA3221 (Power measurement) 12C Gen 2 : 7'h40

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN 600-82597-0000-900


ALL INVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OF OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSID, IMPLIED, STATUTORY OF A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.


PCB REV P2597-C02 DATE 23-OCT-2017


BOM REV A


JETSON CVB - HDMI, USB, PCIe, SATA, Gb


ASSEMBLY































Gigiabit Ethernet 3.3V VDD_3V3_SLP C26 0.1uF 10% X7R 0402 COMMON PCB CO-LAYOUT GND 14 NC/GND R599 0402 750hm COMMON R598 0402 5 750hm COMMON 12 LED2A R597 0402 5 750hm COMMON 13 NC/GND R10 6810hm 0.200 0402 % COMMON R44 6810hm 0.200 6.2D> GBE_LEDO_SPICSB 0.200 3.3V VDD_3V3_SLP 0.200 6.2D> GBE_LED1_SPISCK R8 Oohm


0603
R46 Oohm


0603
NO STUFF


NO STUFF SOT23_6 COMMON 5 2\2 0603 NO STUFF 0.05 ohm GND **NVIDIA CORPORATION** 2701 SAN TOMAS EXPRESSWAY ASSEMBLY JETSON CVB - HDMI, USB, PCIe, SATA, Gbe
PAGE DETAIL Gigabit Ethernet SANTA CLARA, CA 95050, USA NV_PN 600-82597-0000-900 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. PCB REV P2597-C02 BOM REV A PAGE 13 OF 34 DATE 23-OCT-2017
























































Revision History P2597-B03 Page 4: Added a red LED to indicate power is active on the CVM Page 8: Replaced U21 due to EOL on previous part Page 9: Changed an unused pull up to a TVS device on PCIe RST PCIE_WAKE_L and PCIE_CLKREQ

Page 10: Change R524 and R538 to 1.8k (tune for gyro bypass) Page 10: Changed M.2 I2C to 1.8v Page 12: Added discharge for VDD_5VO_IO_SLP and VDD_12V_SLP Added a red LED to 12v at PCIe connector Changed DEV_SLP buffer to OD Page 13: Changed R9 to 100pF cap C205 (EU emissions) Page 14: Changed R548 to 4.7k ohm and R544 to 100k Page 15: Changed DBG I2C MUX to I2C repeater with enable Added pull ups on inputs to U6 Added pull ups on inputs to U6
Page 16: Added 1206 0ohm resistors on J26
Added pull downs on J21 side of U22 and U7 Added reset connection to U22 and U7 Added ESD protection Page 22: Added pull-up on J10 pin 48 for direct INA support
Added 0ohm resistor on the fan PWM to allow always on
Added a pull down on UART4_TX
Added ESD protection to pins 4 and 6 of Q17
Page 24: Changed U11 EEPROM to AT24C02D-MAHM-T
Page 25: Added supervisor to hold Tegra in reset until 1.8v up
Page 27: Added additional bulk site on VDD_MOD
Page 28: Changed 5v and 3.3v VR FETs for better thermal perf Page 30: Added C201 and changed C49 to 1uF to filter DC loss Page 33: Added ESD option for power LED P2597-B04 Corrected minor solderpaste issue Page 12: Stuffed R315
Page 14: Changed R563 and R565 to 3.3ohm Page 25: Unstuffed page BOM rev B Page 23: Changed C36 to 0.1uF Page 30: Changed C201 to 2.2uF and R105 to 20k P2597-C00 Page 13: Changed ENET CM Cap on transformer pirmary side from one shared to indiviual caps
Page 14: Changed HDMI ESD diode to a package with

ASSEMBLY

JETSON CVB - HDMI, USB, PCIe, SATA, Gb

Page 14: Changed HDMI ESD diode to a package with footprint compatible parts

Page 19: Added ON/OFF supervisor ckt to accomdate both AutoPMIC & MobilePMIC On/Off control

Page 20: Added ON/OFF Glue logic to accomdate both AutoPMIC & MobilePMIC On/Off control

P2597-C01

Page 12: Changed SATA to right angle connetor to remove interference with PCIe card

Page 19: Add seperate delay path for CARRIER_PWR_ON to allow power cycle on RESET

Add option for ON/OFF PB or INT to drive WAKE to allow short POWER_BTN press to wake module Add logic qualifier to INT for DFF to WAKE not power down on PB press in SLEEP

Page 20: Add logic qualifier to gate initial momentary pulse in state mode to remove state PWR_ON glitch

pulse in state mode to remove state PWR_ON glitch

Page 33: Changed 1x2 headers for buttons to $1\bar{x}10$ header, so customer won't poke finger on header while accessing buttons

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWAY

SANTA CLARA, CA 95050, USA

NV_PN 600-82597-0000-900 PCB REV P2597-C02

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS". THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NO INDUSTRY STANDARDS AND SPECIFICATIONS. NO INDUSTRY STANDARDS AND SPECIFICATIONS. OF INDUSTRY STANDARDS AND SPECIFICATIONS. OF INDUSTRY STANDARDS.

IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.

DATE 23-OCT-2017 BOM REV