

## P2597-C02 Jetson TX1/TX2 Developer Kit Carrier Board Supports Jetson TX1/TX2/TX2i **TABLE OF CONTENTS** Page Description Description Page BLANK Table of Contents 26 DC Jack Block Diagram 27 Power Tree 5V & 3V3 Vregs 3V3 SLP AND 1.8V Vregs IO connector 1/3 29 IO connector 2/3 30 Rail Discharge IO connector 3/3 Power Monitor I 31 **BLANK** 32 Power Monitor II USB3.0 type A and USB2.0 micro 33 **Buttons and Mechanical REVISION HISTORY** PCIe x4 Connector M.2 KEY E 10 11 SDcard Slot 12 SATA 13 Gigabit Ethernet 14 HDMI Serial port and JTAG 15 **IO Expansion Connector** 17 **DSI** Connector CSI Connector 18 19 ON OFF CONTROLLER ON OFF CONTROL OUTPUT LOGIC 20 21 **GPIO** Expanders 22 FAN AND DEBUG 23 12V BOOST **EEPROM** 24 P2597 I2C Port Assignments 25 Supervisor BUS:Device address Slave Device | NA3221 (Power measurement) | I2C Gen 2 : 7142 | | NA3221 (Power measurement) | I2C Gen 2 : 7143 | | TCA9539 (GPIO Expander) | I2C Gen 2 : 71674 | | TCA9539 (GPIO Expander) | I2C Gen 2 : 77677 | | BOARDID EEPROM | I2C Gen 3 : 7576 P2180 I2C Port Assignments Slave Device BUS:Device address NVIDIA CORPORATION 2701 SAN TOMAS EXPRESSWA <a href="#"><ASSEMBLY\_DESCRIPTION</a> Table of Contents SANTA CLARA, CA 95050, USA ASSEMBLY PAGE DETAIL NV\_PN 600-82597-BASE-900 ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS: THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. PCB REV DATE 23-OCT-2017 BOM REV





## A B C D E F G H


## Power Tree





							NVIDIA	CORPORATION		4 I
							2701 SAN TOMA	S EXPRESSWAY		A I
	ASSEMBLY	<assembi< th=""><th colspan="5">«ASSEMBLY_DESCRIPTION»</th><th>CA 95050, USA</th><th></th><th>4  </th></assembi<>	«ASSEMBLY_DESCRIPTION»					CA 95050, USA		4
	PAGE DETAIL	Power Tree	е				NV PN	600-82597-BASE-900		1
ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY								000 02337 BAOL 300		
CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL						PCB REV	P2597-C02	PAGE 3 OF 34	1	
IMPUED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS.							BOM REV	A	DATE 23-OCT-2017	1 .
	В.		_		-	•				" I






















































































**Revision History** Page 4: Added a red LED to indicate power is active on the CVM Page 8: Replaced U21 due to EOL on previous part Page 9: Changed an unused pull up to a TVS device on PCle RST PCIE WAKE L and PCIE CLKREQ Page 10: Change R524 and R538 to 1.8k (tune for gyro bypass) Page 10: Changed M.2 I2C to 1.8v Page 12: Added discharge for VDD\_5V0\_IO\_SLP and VDD\_12V\_SLP Added a red LED to 12v at PCle connector Changed DEV SLP buffer to OD Page 13: Changed R9 to 100pF cap C205 (EU emissions) Page 14: Changed R548 to 4.7k ohm and R544 to 100k Page 15: Changed DBG I2C MUX to I2C repeater with enable Added pull ups on inputs to U6 Page 16: Added 1206 0ohm resistors on J26 Added pull downs on J21 side of U22 and U7 Added reset connection to U22 and U7 Added ESD protection Page 22: Added pull-up on J10 pin 48 for direct INA support Added 0ohm resistor on the fan PWM to allow always on Added a pull down on UART4 TX Added ESD protection to pins 4 and 6 of Q17 Page 24: Changed U11 EEPROM to AT24C02D-MAHM-T Page 25: Added supervisor to hold Tegra in reset until 1.8v up Page 27: Added additional bulk site on VDD\_MOD Page 28: Changed 5v and 3.3v VR FETs for better thermal perf Page 30: Added C201 and changed C49 to 1uF to filter DC loss Page 33: Added ESD option for power LED Corrected minor solderpaste issue Page 12: Stuffed R315 Page 14: Changed R563 and R565 to 3.3ohm Page 25: Unstuffed page Page 23: Changed C36 to 0.1uF Page 30: Changed C201 to 2.2uF and R105 to 20k Page 13: Changed ENET CM Cap on transformer pirmary side from one shared to indiviual caps Page 14: Changed HDMI ESD diode to a package with footprint compatible parts Page 19: Added ON/OFF supervisor ckt to accomdate both AutoPMIC & MobilePMIC On/Off control Page 20: Added ON/OFF Glue logic to accomdate both AutoPMIC & MobilePMIC On/Off control

## P2597-C01

P2597-B04

BOM rev B

P2597-C00

P2597-B03

Page 12: Changed SATA to right angle connetor to remove interference with PCIe card

Page 19: Add seperate delay path for CARRIER\_PWR\_ON to allow power cycle on RESET

Add option for ON/OFF PB or INT to drive WAKE to allow short POWER BTN press to wake module

Add logic qualifier to INT for DFF to WAKE not power down on PB press in SLEEP

Page 20: Add logic qualifier to gate initial momentary

pulse in state mode to remove state PWR\_ON glitch Page 33: Changed 1x2 headers for buttons to 1x10 header,

so customer won't poke finger on header while accessing buttons

> PAGE DETAIL REVISION HISTORY 600-82597-BASE-900 NV PN PCB REV BOM REV

NVIDIA CORPORATION

2701 SAN TOMAS EXPRESSWA

SANTA CLARA CA 95050 LISA

ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS AND OTHER DOCUMENTS OR INFORMATION (TOGETHER AND SEPARATELY, MATERIALS) ARE BEING PROVIDED 'AS IS'. THE MATERIALS MAY CONTAIN KNOWN AND UNKNOWN VIOLATIONS OR DEVIATIONS OF INDUSTRY STANDARDS AND SPECIFICATIONS. NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE WITH RESPECT TO THE MATERIALS OR OTHERWISE, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES INCLUDING, WITHOUT LIMITATION, THE WARRANTIES OF DESIGN, OF NONINFRINGEMENT, MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, OR ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE PRACTICE, OR INDUSTRY STANDARDS. DATE 23-OCT-2017