

Storage Level Characteristics

	L1	L2	Memory	Disk
Type of Storage	On-chip	On-chip	Off-chip	Disk
Typical Size	< 100 KB	< 8 MB	< 10 GB	Many GBs
Typical Access Time (ns)	.2550	.5 – 25.0	50 - 250	5,000,000
Scaled Access Time	1 second	33 seconds	7 minutes	154 days
Bandwidth (MB/sec)	50,000 - 500,000	5,000 – 20,000	2,500 – 10,000	50 - 500
Managed by	Hardware	Hardware	OS	os

Adapted from: John Hennessy and David Patterson, Computer Architecture: A Quantitative Approach, Morgan-Kaufmann, 2007. (4th Edition)

Usually there are two L1 caches - one for Instructions and one for Data. You will often see this referred to in data sheets as: "L1 cache: 32KB + 32KB" or "I and D cache"



mjb – May 2, 2017

5

Cache Hits and Misses

When the CPU asks for a value from memory, and that value is already in the cache, it can get it quickly.

This is called a cache hit

When the CPU asks for a value from memory, and that value is not already in the cache, it will have to go off the chip to get it.

This is called a cache miss

While cache might be multiple kilo- or megabytes, the bytes are transferred in much smaller quantities, each called a cache line. The size of a cache line is typically just 64 bytes.

Performance programming should strive to avoid as many cache misses as possible. That's why it is very helpful to know the cache structure of your CPU.

Oregon State University

mjb – May 2, 2017

6

Spatial and Temporal Coherence

Successful use of the cache depends on **Spatial Coherence**:

"If you need one memory address's contents now, then you will probably also need the contents of some of the memory locations around it soon."

Successful use of the cache depends on **Temporal Coherence**:

"If you need one memory address's contents now, then you will probably also need its contents again soon."

If these assumptions are true, then you will generate a lot of cache hits.


If these assumptions are not true, then you will generate a lot of cache misses, or you re-load the cache a lot.

Oregon State University Computer Graphics

mjb – May 2, 2017

How Bad Is It? -- Demonstrating the Cache-Miss Problem

C and C++ store 2D arrays a row-at-a-time, like this, A[i][j]:



For large arrays, would it be better to add the elements by row, or by column? Which will avoid the most cache misses?

```
sum = 0.;

for( int i = 0; i < NUM; i++ )

{

    for( int j = 0; j < NUM; j++ )

    {

        float f = ???

        sum += f;

    }
```

Sequential memory order

float f = Array[i][j];

Jump-around-in-memory order

float f = Array[j][i];

USU

Oregon State University Computer Graphics


mjb – May 2, 2017


.

7

8

```
9
                 Demonstrating the Cache-Miss Problem
#include <stdio.h>
#include <ctime>
#include <cstdlib>
#define NUM 10000
float Array[NUM][NUM];
double MyTimer();
main( int argc, char *argv[])
     float sum = 0.;
    double start = MyTimer();
for(int i = 0; i < NUM; i++)
          for( int j = 0; j < NUM; j++)
              sum += Array[ i ][ j ];
                                           // access across a row
     double finish = MyTimer();
     double row_secs = finish - start;
```








```
13
Computer Graphics is often a Good Use for Array-of-Structures:
         X0
         Y0
                           struct xyz
         Z0
                                        float x, y, z;
         Χ1
                           } Array[N];
         Y1
         Z1
         X2
                           \begin{split} & \text{glBegin( GL\_LINE\_STRIP );} \\ & \text{for( int i = 0; i < N; i++ )} \end{split}
         Y2
         Z2
         Х3
                                        glVertex3f( Array[ i ].x, Array[ i ].y, Array[ i ].z );
         Y3
                           glEnd();
         Z3
 Oregon State University
Computer Graphics
                                                                                                           mjb – May 2, 2017
```


```
14
                      Good Use for Structure-of-Arrays:
      Χ0
      X1
                        float X[N], Y[N], Z[N];
      X2
                        float Dx[N], Dy[N], Dz[N];
      ХЗ
                        Dx[0:N] = X[0:N] - Xnow;


Dy[0:N] = Y[0:N] - Ynow;
      Y0
      Υ1
                        Dz[0:N] = Z[0:N] - Znow;
      Y2
      Y3
      . . .
      Z0
      Ζ1
      Z2
      Z3
      . . .
Oregon State University
Computer Graphics
                                                                                               mjb – May 2, 2017
```





























Cache Can Interact with Cores in Unexpected Ways

Each core has its own separate L2 cache, but a write by one can impact the state of the others.


For example, if one core writes a value into one of its own cache lines, any other core using a copy of that same cache line can no longer count on its values being up-to-date. In order to regain that confidence, the core that wrote must flush that cache line back to memory and the other core must then reload its copy of that cache line.


To maintain this organization, each core's L2 cache has 4 states (MESI):


- 1. Modified
- 2. Exclusive
- 3. Shared
- 4. Invalid





26
















































































malloc'ing on a cache line

55

What if you are malloc'ing, and want to be sure your data structure starts on a cache line?

Knowing that cache lines start on fixed 64-byte boundaries lets you do this. Consider a memory address. The top N-6 bits tell you what cache line number this address is a part of. The bottom 6 bits tell you what offset that address has within that cache line. So, for example, on a 32-bit memory system:

32-6 = 26 bits

6 bits

Cache line number

Offset in that cache line

So, if you see a memory address whose bottom 6 bits are 000000, then you know that that memory location begins a cache line.



mjb – May 2, 2017

malloc'ing on a cache line

56

Let's say that you have a structure and you want to malloc an ARRAYSIZE array of them. Normally, you would do this:

 $struct \ xyzw \ ^*p = (struct \ xyzw \ ^*) \ malloc(\ (ARRAYSIZE)^*sizeof(struct \ xyzw) \); \\ struct \ xyzw \ ^*Array = \&p[0];$

Array[i].x = 10.;

If you wanted to make sure that array of structures started on a cache line boundary, you would do this:

 $\begin{array}{ll} unsigned\ char\ ^*p = (unsigned\ char\ ^*)\ malloc(\ 64 + (ARRAYSIZE)^*sizeof(struct\ xyzw)\); \\ int\ offset = (long\ int)p\ \&\ 0x3f; \qquad //\ 0x3f = bottom\ 6\ bits\ are\ all\ 1's \\ struct\ xyzw\ ^*Array = (struct\ xyzw\ ^*)\ \&p[64-offset]; \\ \end{array}$

Array[i].x = 10.;

Remember that when you want to free this malloc'ed space, be sure to say:


not:



mjb – May 2, 2017



57



Should you allocate the data as one large global-memory block (i.e., shared)? Or, should you allocate it as separate blocks, each local to its own core (i.e., private)?

Does it matter? Yes!

If you allocate the data as one large global-memory block, there is a risk that you will get False Sharing at the individual-block boundaries. Solution: make sure that each individual-block starts and ends on a cache boundary, even if you have to pad it. **(Fix #1!)**

If you allocate the data as separate blocks, then you don't have to worry about False Sharing (Fix #2!), but you do have to worry about the logic of your program remembering where to find each Node #i-1 and Node #i+1.

181

Computer Grapmics

