# 中国科学技术大学计算机学院 《数字电路实验》报告



实验题目: 寄存器堆\_\_\_\_\_

学生姓名: \_柯志伟\_\_\_\_\_

学生学号: PB20061338

完成日期: 2021 年 11 月 27 日

计算机实验教学中心制 2020年 09月

# 【实验题目】

寄存器堆

# 【实验目的】

- 寄存器堆
- 数据输入/输出
- 数据排序

## 【实验环境】

- PC 机
- Vivado 平台
- Nexys4 开发板

# 【实验过程】

• 设计模块实现的状态图




图 1: 输入数据并实现排序的状态图

- 用 Verilog 分别实现寄存器堆、数据输入/输出、数据排序的模块 代码如下:
  - 寄存器堆

```
module register_file # (
parameter AW = 5, //地址宽度
parameter DW = 16 //数据宽度
```

```
)(
                                          //时钟
              input clk,
              input [AW-1:0] ra0, ra1,
                                                  //读地址
6
              output [DW-1:0] rd0, rd1,
                                         //读数据
7
                                         //写地址
              input [AW-1:0] wa,
8
              input [DW-1:0] wd,
                                          //写数据
9
              input we
                                          //写使能
10
          );
11
          reg [DW-1:0] rf [0: (1 << AW) -1];
                                               //寄存器堆
12
          assign rd0 = rf[ra0], rd1 = rf[ra1]; //读操作
13
14
          always @ (posedge clk)
15
              if (we) rf [wa] \leq wd;
                                                 //写操作
16
          endmodule
```

#### - 数据输入/输出

```
module DIO(input clk, rstn,
            input [15:0] d,
2
            input pre,
3
            input bs,
4
            input nxt,
5
            output [7:0] an,
            output [6:0] seg
   );
9
       //对输入去抖动并同步化
10
       wire DS_bs, DS_pre, DS_nxt;
11
       wire [15:0] DS_d;
12
       wire [3:0] En_d;
13
14
       reg [15:0] DR;
15
       reg [4:0] AR;
16
       reg [15:0] DReg;
17
       reg [15:0] DNxt;
18
       reg [7:0] Count;
20
21
       reg [4:0] wa;
22
23
       reg [15:0] wd;
24
25
       reg we;
26
       wire [15:0] RD;
27
```

```
28
       reg [2:0] CS, NS;
29
30
       reg [1:0] T;
                        // {nxt, pre}
31
32
       parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010,
33
       s3 = 3'b011, s4 = 3'b100, s5 = 3'b101;
34
36
       deSyn desyn_bs(clk,rstn,bs,DS_bs);
37
       deSyn desyn_pre(clk, rstn, pre, DS_pre);
38
       deSyn desyn nxt(clk, rstn, nxt, DS nxt);
39
40
       deSyn desyn_d0(clk, rstn, d[0], DS_d[0]);
41
       deSyn_desyn_d1(clk, rstn,d[1],DS_d[1]);
42
       deSyn desyn_d2(clk, rstn, d[2], DS_d[2]);
43
       deSyn_desyn_d3(clk,rstn,d[3],DS_d[3]);
44
       deSyn desyn_d4(clk, rstn, d[4], DS_d[4]);
45
       deSyn desyn_d5(clk, rstn, d[5], DS_d[5]);
46
       deSyn desyn_d6(clk, rstn,d[6],DS_d[6]);
47
       deSyn desyn_d7(clk, rstn, d[7], DS_d[7]);
48
       deSyn_desyn_d8(clk,rstn,d[8],DS_d[8]);
49
       deSyn desyn_d9(clk,rstn,d[9],DS_d[9]);
50
       deSyn_desyn_d10(clk, rstn,d[10],DS_d[10]);
51
       deSyn_desyn_d11(clk, rstn,d[11],DS_d[11]);
52
       deSyn_desyn_d12(clk, rstn,d[12],DS_d[12]);
       deSyn_desyn_d13(clk, rstn,d[13],DS_d[13]);
       deSyn_desyn_d14(clk, rstn,d[14],DS_d[14]);
55
       deSyn_desyn_d15(clk, rstn,d[15],DS_d[15]);
56
57
58
       encode ECD(DNxt,En d);
61
62
       register_file RF(.clk(clk),.ra0(AR),.rd0(RD),
63
       .wa(AR), .wd(DR), .we(we));
64
65
       dynimage DIS(clk, rstn, Count, DR, an, seg);
67
       always @(posedge clk, negedge rstn) begin
68
       if (!rstn)
69
```

```
CS \le s0;
70
        else CS <= NS;
71
72
        end
73
74
        /*
75
        s0:默认状态
76
        s1:读出数字并显示
        s2:输入数字
78
        s3:保存数字
79
        s4:退格
80
        s5:显示上一个数字或下一个数字
81
        */
82
        always @(*) begin
84
            case (CS)
85
                 s0: NS = s1;
86
                 s1: NS = s2;
87
                 s2: begin
88
                 if(T[1]||T[0]) NS = s5;
                 else if (DS_bs) NS = s4;
                 else if (DNxt) NS = s3;
91
                 else NS = s2;
92
                 end
93
                 s3: NS = s2;
94
                 s4: NS = s2;
                 s5: NS = s1;
            endcase
97
        end
98
99
100
   always @(posedge clk, negedge rstn) begin
101
   if (!rstn) begin
102
     DNxt \le 0;
103
     DReg \le 0;
104
     AR \ll 0;
105
     DR \le 0;
106
     Count \leq 0;
107
     we \leq 0;
108
   end
109
   else begin
110
     DNxt \le DS_d - DReg;
```

```
DReg \le DS_d;
      case(NS)
113
      s1:begin
114
           DR \le RD;
115
            we \leq 0;
116
      end
117
      s2:begin
118
          T \leq \{DS_nxt, DS_pre\};
          we \leq 0;
120
      end
121
      s3:begin
122
           DR \le (DR \le 4) + En_d;
123
124
           we \leq 1;
      end
125
      s4:begin
126
          DR \leftarrow DR >> 4;
127
          we \leq 1;
128
      end
129
      s5:begin
130
         we = 0;
131
         if (T[1]) begin
132
           AR \le AR +1;
133
            Count \leq Count +1;
134
         end
135
         if (T[0]) begin
136
           AR \le AR -1;
137
            Count \leq Count -1;
138
         end
139
      end
140
      endcase
141
    end
142
    end
144
    endmodule
145
146
    //其他模块
147
148
    module deSyn(input clk, rstn, input x, output y);
149
         wire de_x;
150
         debounce \ DB(\,clk\;,rstn\;,x\;,de\_x\,)\,;
151
         Synchron SYN(de_x, clk, rstn, y);
152
    endmodule
153
```

```
154
   module debounce (input clk, rstn,
155
                      input x,
156
                      output reg y);
157
        parameter Cnt0 = 3'b000, Cnt1 = 3'b001,
158
        Assign0 = 3'b010, Assign1=3'b011, Default = 3'b111;
159
          //刚开始进入默认状态,两个计数状态,两个赋值状态
160
        reg [2:0] CS, NS;
161
        reg [19:0] Count;
162
        reg y_reg;
163
   always @(posedge clk, negedge rstn) begin //异步复位
164
        if (!rstn)begin
165
          CS <= Default;
166
          y_reg \ll 0;
167
        end
168
        else begin
169
          CS \leq NS;
170
        y_reg \le y;
171
        end
172
   end
173
174
   always @(posedge clk, negedge rstn) begin
175
      if(!rstn) Count <=0;
176
      else begin
177
        case (CS)
178
           Default: Count <= 0;
        Cnt0: begin
180
          Count <= Count + 1;
181
182
        Cnt1: Count \le Count + 1;
183
        Assign0: Count <= 0;
184
        Assign1: Count \leq 0;
185
186
      endcase
187
      end
188
189
190
   end
191
192
   always @(*) begin
193
        y = y_reg;
194
        NS = Default;
195
```

```
case (CS)
196
        Default: begin
197
          y = 0;
198
          if(x == 1) NS = Cnt1;
199
           else NS = Cnt0;
200
        end
201
        Cnt0: begin
202
            if(Count = 100000) begin
203
              NS = Assign0;
204
            end
205
            else if (x = 0) begin
206
              NS = Cnt0;
207
            end
208
            else begin
              NS = Default;
210
            end
211
        end
212
        Cnt1: begin
213
            if(Count = 100000) begin
214
              NS = Assign1;
            end
216
            else if (x = 1) begin
217
              NS = Cnt1;
218
            end
219
            else begin
220
              NS = Default;
221
            end
222
        end
223
        Assign0: begin
224
                y = 0;
225
          if(x == 0)
226
             NS = Assign0;
227
           else
228
              NS = Default; // 只有极个别才在此刻为1
229
230
        Assign1: begin
231
232
          y = 1;
          if(x == 1) NS = Assign1;
233
          else NS = Default; // 只有极个别才在此刻为1
234
        end
235
        endcase
236
   end
237
```

```
endmodule
239
   module Synchron (input x, input clk, rstn,
240
                     output y);
241
   reg s1, s2;
242
   reg s;
243
244
   always @(posedge clk) begin
        if (~rstn ) begin
246
          s1 <= 0;
247
          s2 <= 0;
248
          s <= 0;
249
        end
250
        else begin
251
          s1 \ll x;
252
          s2 <= s1;
253
          s \ll s2;
254
        end
255
   end
256
   assign y = (!s)\&s2;
   endmodule
258
259
   module register_file # (
260
        parameter AW = 5,
                                      //地址宽度
261
        parameter DW = 16
                                       //数据宽度
262
   ) (
263
        input clk,
                                       // 时钟
264
        input [AW-1:0] ra0, ra1,
                                                //读地址
265
        output [DW-1:0] rd0, rd1,
                                       //读数据
266
        input [AW-1:0] wa,
                                       //写地址
267
        input [DW-1:0] wd,
                                       //写数据
268
        input we
                                       //写使能
269
    );
270
        reg [DW-1:0] rf [0: (1 << AW) -1];
                                                        //寄存器堆
271
        assign rd0 = rf[ra0], rd1 = rf[ra1];
                                                        //读操作
272
273
        always @ (posedge
                              clk)
274
            if (we) rf[wa] \ll wd;
                                                         //写操作
   endmodule
276
277
   module encode(input [15:0] In, output reg [3:0] Out );
278
        always @(*) begin
279
```

```
case (In)
280
             16'b0000\_0000\_0000\_0001: Out = 4'b0000;
281
             16'b0000\_0000\_0000\_0010: Out = 4'b0001;
282
             16'b0000\_0000\_0000\_0100: Out = 4'b0010;
283
             16'b0000\_0000\_0000\_1000: Out = 4'b0011;
284
             16'b0000 0000 0001 0000: Out = 4'b0100;
285
             16'b0000\_0000\_0010\_0000: Out = 4'b0101;
286
             16'b0000 0000 0100 0000: Out = 4'b0110;
             16'b0000\_0000\_1000\_0000: Out = 4'b0111;
288
             16'b0000\_0001\_0000\_0000: Out = 4'b1000;
289
             16'b0000\_0010\_0000\_0000: Out = 4'b1001;
290
             16'b0000 0100 0000 0000: Out = 4'b1010;
291
             16'b0000\_1000\_0000\_0000: Out = 4'b1011;
292
             16'b0001 0000 0000 0000: Out = 4'b1100;
             16'b0010\_0000\_0000\_0000: Out = 4'b1101;
294
             16'b0100\_0000\_0000\_0000: Out = 4'b1110;
295
             16'b1000\_0000\_0000\_0000: Out = 4'b1111;
296
             endcase
297
        \quad \text{end} \quad
298
    endmodule
300
301
    module dynimage (
302
                      input clk, rstn,
303
                      input [7:0] Cnt,
304
                      input [15:0] d,
                      output reg [7:0] an,
                      output reg [6:0] seg);
307
308
                                           //分频时钟
                      wire clkd;
309
                      reg [3:0] DIn;
310
                      wire [6:0] DOut;
             frequdivision FreDivClk(clk,~rstn,clkd);
312
             Decoder7Seg decoder(DIn, DOut);
313
314
    parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010,
315
    s3 = 3'b011, s4 = 3'b100, s5 = 3'b101;
316
    reg [2:0] CS, NS;
317
318
319
    always @(posedge clkd, negedge rstn) begin //异步初始化
320
        if(\sim rstn) CS \ll s0;
321
```

```
else CS \le NS;
322
    \quad \text{end} \quad
323
324
    always @(*) begin
325
           case(CS)
326
           s0 : begin
327
                DIn \, = \, d \, [\, 3 \, : \, 0 \, ] \, ;
328
                 seg = DOut;
330
                NS = s1;
331
           end
332
           s1: begin
333
              DIn = d[7:4];
334
              seg = DOut;
335
              NS = s2;
336
              an = 8'b1111_1101;
337
           end
338
           s2: begin
339
              DIn = d[11:8];
340
              seg = DOut;
              NS = s3;
342
              an = 8'b1111_1011;
343
344
           end
345
           s3: begin
346
              DIn = d[15:12];
347
              seg = DOut;
348
              NS = s4;
349
              an = 8'b1111_0111;
350
           end
351
           s4: begin
352
              DIn = Cnt[3:0];
353
              seg = DOut;
354
              NS = s5;
355
              an = 8'b1011_1111;
356
           end
357
           s5: begin
358
              DIn = Cnt [7:4];
359
              seg = DOut;
360
              NS = s0;
361
              an = 8'b0111_11111;
362
           end
363
```

```
endcase
   end
365
366
367
   endmodule
368
369
370
   module frequdivision #(parameter N = 200000,
   RST_VLU = 0)(input clk, rst, output reg out);
372
      //分频器 N = 100000 ~ 2000000
373
   reg [19:0] cnt;
374
   always @(posedge clk) begin
375
       if (rst) cnt <= RST_VLU;</pre>
376
       else if (cnt = (N-1)) cnt <= 0;
       else cnt \ll cnt + 1;
378
   end
379
   always @(posedge clk) begin
380
        if(rst) out \ll 0;
381
        else if (cnt = (N-2)) out \leq 1;
382
        else out \leq 0;
   end
384
   endmodule
385
386
   module Decoder7Seg(
                                       //7段译码管
387
   input wire [3:0] In,
388
   output reg [6:0] Out
        );
   always @ (*)
391
        begin
392
        case (In)
393
             4'b0000: Out = 7'b000\_0001;
394
             4'b0001: Out = 7'b100 1111;
395
             4'b0010: Out = 7'b001\_0010;
396
             4'b0011: Out = 7'b000_0110;
397
             4'b0100: Out = 7'b100_1100;
398
             4'b0101: Out = 7'b010 0100;
399
             4'b0110: Out = 7'b010\_0000;
400
             4'b0111: Out = 7'b000_11111;
401
             4'b1000: Out = 7'b000\_0000;
402
             4'b1001: Out = 7'b000_0100;
403
             4'b1010: Out = 7'b000_1000;
                                              //A
404
             4'b1011: Out = 7'b110\_0000;
405
```

```
4'b1100: Out = 7'b011\_0001;
                                               //C
406
             4'b1101: Out = 7'b100\_0010;
                                               //d
407
             4'b1110: Out = 7'b011\_0000;
                                               //E
408
             4'b1111: Out = 7'b011\_1000;
                                               //F
409
        endcase
410
        end
411
    endmodule
412
```

#### 数据排序

```
module DataSort(input clk, rstn, //冒泡法排序
            input [15:0] d,
2
            input bs,
3
            input pre,
4
            input nxt,
5
            input exe,
6
            output [6:0] seg,
            output [7:0] an,
            output reg busy,
9
            output reg [15:0] delay
10
   );
11
       parameter s0 = 4'b0000, s0_1 = 4'b0001, s1 = 4'b0010,
12
       s1_1=4'b0011, s1_2=4'b0100, s1_3=4'b0101,
13
       s1_4 = 4'b0110, s1_5 = 4'b0111, s1_6 = 4'b1000,
       s1_7 = 4'b1001, s2 = 4'b1010;
15
16
17
       reg [4:0] RA0, RA1;
18
       wire [15:0] RD0, RD1;
19
       reg [4:0] WA;
21
       reg [15:0] WD;
22
23
       wire DIo_we;
24
25
       wire [4:0] DIo_RA, DIo_WA;
       wire [15:0] DIo_WD;
27
       wire [4:0] Count;
28
29
       reg [3:0] CS,NS;
30
       reg we;
31
       reg [15:0] rd0, rd1;
32
33
   // reg [15:0] ComIn0, ComIn1;
```

```
// wire [15:0] ComOut0, ComOut1;
36
         register_file RF(.clk(clk),.ra0(RA0),.ra1(RA1),
37
         .\,\mathrm{rd}0\,(\mathrm{RD}0)\,\,,.\,\mathrm{rd}1\,(\mathrm{RD}1)\,\,,.\,\mathrm{wa}(\mathrm{WA})\,\,,.\,\mathrm{wd}(\mathrm{WD})\,\,,.\,\mathrm{we}(\,\mathrm{we}\,)\,)\,;
38
         DIOx \;\; dio\,(\,clk\;, rstn\;, d\,, pre\;, bs\;, nxt\;, RD0, DIo\_RA\,,
39
         DIo_WA, DIo_WD, DIo_we, an, seg, Count);
40
         // CompareTwo comparetwo(ComIn0, ComIn1,
41
         // ComOut0, ComOut1);
42
43
         always @(posedge clk, negedge rstn) begin
44
               if(! rstn) CS \ll s0;
45
               else CS <= NS;
46
         end
47
         reg [4:0] Cnt1, Cnt0;
49
50
    always @(*) begin
51
         case (CS)
52
               s0:begin
53
                    if(exe) NS = s0_1;
                    else NS = s0;
              end
56
              s0_1: begin
57
                    NS = s1;
58
              end
               s1:begin
                    if (Cnt0 == 0) NS = s2;
                    else NS = s1_1;
62
              end
63
              s1_1:begin
64
                    NS = s1_2;
65
              end
              s1_2:begin
67
                    NS = s1 3;
              end
69
              s1_3:begin
70
                    if(Cnt1 = Cnt0-1) begin
71
                    NS = s1_7;
                    end
73
                             NS = s1_4;
                    else
74
              end
75
              s1_4:begin
76
```

```
NS = s1_5;
77
             end
78
             s1_5: begin
79
                  NS = s1_6;
80
             end
81
             s1_6:begin
82
                  NS = s1_3;
83
             end
             s1_7:begin
85
                  NS = s1;
86
             end
87
             s2:begin
88
                  NS = s2;
89
             end
        endcase
91
92
   end
93
94
        always @(posedge clk) begin
95
        case (NS)
                                    //输入数据阶段
        s0:begin
97
             RA0 \le DIo_RA;
98
             WA \le DIo_WA;
99
             WD \le DIo_WD;
100
             we <= DIo_we;
101
             delay \le 0;
102
             busy \leq 0;
103
        end
104
        s0_1: begin
105
        Cnt0 <= Count;
106
        delay \le delay + 1;
107
        end
108
                                //外层循环
        s1:begin
109
        Cnt1 \ll 0;
110
        busy \leq 1;
111
        we <=0;
112
        delay \le delay + 1;
113
        end
114
        s1_1: begin
115
        RA0 \le Cnt1;
116
        RA1 \le Cnt1+1;
117
        we <=0;
118
```

```
delay \le delay + 1;
119
         end
120
         s1_2: begin
121
         rd1 \ll (RD1 > RD0)?RD0:RD1;
                                              //rd1为较小数
122
         rd0 \ll (RD0 > RD1)?RD0:RD1;
123
         we <=0;
124
         delay \le delay + 1;
125
         end
126
        s1_3: begin
127
             WA \leq Cnt1;
128
             WD \ll rd1;
129
              we \leq 1;
130
         delay \le delay + 1;
131
         end
132
         s1_4: begin
133
         Cnt1 \le Cnt1+1;
134
              we \leq 0;
135
         delay \le delay + 1;
136
         end
137
         s1_5: begin
138
        RA1 \le Cnt1+1;
139
              we \leq 0;
140
         delay \le delay + 1;
141
         end
142
         s1_6:begin
143
              rd1 <= (RD1 > rd0)?rd0:RD1;
144
              rd0 \le (rd0 > RD1)?rd0:RD1;
145
              we <=0;
146
              delay \le delay + 1;
147
         end
148
         s1_7: begin
149
         Cnt0 \leftarrow Cnt0-1;
150
              we <=1;
151
         delay \le delay + 1;
152
        WA \le Cnt0;
153
        WD \ll rd0;
154
155
         end
         s2:begin
156
         busy \leq 0;
157
        RA0 \le DIo_RA;
158
        WA \le DIo_WA;
159
        WD \le DIo_WD;
160
```

```
we \leq 0;
161
         end
162
163
         endcase
164
165
         end
166
167
    endmodule
168
169
170
171
172
173
174
175
    module DIO(input clk, rstn,
176
         input [15:0] d,
177
         input pre,
178
         input bs,
179
         input nxt,
180
         output [7:0] an,
181
         output [6:0] seg
182
    );
183
184
         //对输入去抖动并同步化
185
         wire DS_bs, DS_pre, DS_nxt;
186
         wire [15:0] DS_d;
187
         wire [3:0] En_d;
188
189
         reg [15:0] DR;
190
         reg [4:0] AR;
191
         reg [15:0] DReg;
192
         reg [15:0] DNxt;
193
194
         reg [7:0] Count;
195
196
         reg [4:0] wa;
197
198
         reg [15:0] wd;
199
200
         reg we;
201
         wire [15:0] RD;
202
```

```
203
        reg [2:0] CS, NS;
204
205
        reg [1:0] T;
                         // {nxt, pre}
206
207
        parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010, s3 = 3'b011, s4 = 3'b100
208
209
        deSyn desyn bs(clk, rstn, bs, DS bs);
        deSyn desyn_pre(clk, rstn, pre, DS_pre);
211
        deSyn desyn_nxt(clk, rstn, nxt, DS_nxt);
212
213
        deSyn desyn d0(clk, rstn, d[0], DS d[0]);
214
        deSyn desyn_d1(clk, rstn, d[1], DS_d[1]);
215
        deSyn desyn d2(clk, rstn, d[2], DS d[2]);
        deSyn_desyn_d3(clk, rstn,d[3],DS_d[3]);
217
        deSyn desyn_d4(clk, rstn, d[4], DS_d[4]);
218
        deSyn desyn_d5(clk, rstn, d[5], DS_d[5]);
219
        deSyn desyn_d6(clk, rstn, d[6], DS_d[6]);
220
        deSyn desyn_d7(clk, rstn, d[7], DS_d[7]);
221
        deSyn desyn_d8(clk,rstn,d[8],DS_d[8]);
        deSyn desyn_d9(clk, rstn, d[9], DS_d[9]);
223
        deSyn_desyn_d10(clk, rstn,d[10],DS_d[10]);
224
        deSyn desyn_d11(clk, rstn,d[11],DS_d[11]);
225
        deSyn_desyn_d12(clk, rstn,d[12],DS_d[12]);
226
        deSyn_desyn_d13(clk, rstn,d[13],DS_d[13]);
227
        deSyn_desyn_d14(clk, rstn,d[14],DS_d[14]);
        deSyn_desyn_d15(clk, rstn,d[15],DS_d[15]);
229
230
231
232
233
   encode ECD(DNxt, En d);
234
235
    register_file RF(.clk(clk),.ra0(AR),.rd0(RD),
236
    . wa(AR), . wd(DR), . we(we));
237
238
   dynimage DIS(clk, rstn, Count, DR, an, seg);
239
240
   always @(posedge clk, negedge rstn) begin
241
        if (!rstn)
242
        CS \ll s0;
243
        else CS <= NS;
244
```

```
245
        end
246
247
        /*
248
        s0:默认状态
249
        s1:读出数字并显示
250
        s2:输入数字
251
        s3:保存数字
252
        s4:退格
253
        s5:显示上一个数字或下一个数字
254
        */
255
256
        always @(*) begin
257
        case (CS)
             s0: NS = s1;
259
             s1: NS = s2;
260
             s2: begin
261
             if(DS_nxt \mid DS_pre) NS = s5;
262
             else if (bs) NS = s4;
263
             else if (DNxt) NS = s3;
264
             else NS = s2;
265
             end
266
             s3: NS = s2;
267
             s4: NS = s2;
268
             s5: NS = s1;
269
        endcase
270
        end
271
272
273
        always @(posedge clk, negedge rstn) begin
274
             if (!rstn) begin
275
                 DNxt \le 0;
                 DReg \le 0;
277
                 AR \ll 0;
278
                 DR \le 0;
279
                  Count \leq 0;
280
                  we \leq 0;
281
             end
282
             else begin
283
                  DNxt \le DS_d - DReg;
284
                  DReg \le DS_d;
285
                  case (CS)
286
```

```
s0:begin
287
                             AR \ll 0;
288
                             DR <= 0;
289
                             we \leq 0;
290
                        end
291
                        s1:begin
292
                             DR \le RD;
293
                             we \leq 0;
                        end
295
                        s2:begin
296
                             T \le \{DS_nxt, DS_pre\};
297
                             we \leq 0;
298
                        end
299
                        s3:begin
                             DR \le (DR \le 4) + En_d;
301
                             we \leq 1;
302
                        end
303
                        s4:begin
304
                             DR \leftarrow DR >> 4;
305
                             we \leq 1;
                        end
307
                        s5:begin
308
                             we = 0;
309
                              if (T[1]) begin
310
                                  AR \le AR +1;
311
                                   Count \leq Count +1;
312
                             end
313
                              if(T[0]) begin
314
                                   AR \le AR -1;
315
                                   Count \leq Count -1;
316
                             end
317
                        end
318
                   endcase
319
              end
320
         end
321
322
    endmodule
323
    module DIOx(input clk, rstn,
325
                   input [15:0] d,
326
                   input pre,
327
                   input bs,
328
```

```
input nxt,
329
                         [15:0] RD,
                 input
330
                 output reg [4:0] RA,WA,
331
                 output reg [15:0] WD,
332
                 output reg we,
333
                          [7:0] an,
                 output
334
335
                 output
                           [6:0] \text{ seg},
                 output
                           [4:0] Countx
336
     );
337
   //对输入去抖动并同步化
338
    wire DS_bs, DS_pre, DS_nxt;
339
    wire [15:0] DS d;
340
    wire [3:0] En_d;
341
   reg [7:0] Count;
343
344
   reg [15:0] DReg, DNxt;
345
346
   reg [2:0] CS, NS;
347
   reg [1:0] T;
349
350
   parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010,
351
   s3 = 3'b011, s4 = 3'b100, s5 = 3'b101;
352
353
   deSyn desyn bs(clk, rstn, bs, DS bs);
   deSyn desyn_pre(clk, rstn, pre, DS_pre);
355
   deSyn_desyn_nxt(clk,rstn,nxt,DS_nxt);
356
357
   deSyn desyn_d0(clk, rstn, d[0], DS_d[0]);
358
   deSyn desyn_d1(clk, rstn, d[1], DS_d[1]);
359
   deSyn desyn_d2(clk, rstn,d[2],DS_d[2]);
   deSyn desyn_d3(clk, rstn, d[3], DS_d[3]);
361
   deSyn_desyn_d4(clk,rstn,d[4],DS_d[4]);
362
   deSyn desyn_d5(clk, rstn, d[5], DS_d[5]);
363
   deSyn desyn_d6(clk, rstn, d[6], DS_d[6]);
364
   deSyn desyn_d7(clk, rstn, d[7], DS_d[7]);
365
   deSyn_desyn_d8(clk,rstn,d[8],DS_d[8]);
   deSyn desyn_d9(clk, rstn, d[9], DS_d[9]);
367
   deSyn_desyn_d10(clk,rstn,d[10],DS_d[10]);
368
   deSyn_desyn_d11(clk,rstn,d[11],DS_d[11]);
369
   deSyn_desyn_d12(clk,rstn,d[12],DS_d[12]);
```

```
deSyn_desyn_d13(clk,rstn,d[13],DS_d[13]);
   deSyn desyn_d14(clk,rstn,d[14],DS_d[14]);
372
   deSyn_desyn_d15(clk,rstn,d[15],DS_d[15]);
373
374
    assign Countx = Count[4:0];
375
376
   encode ECD(DNxt,En_d);
377
   dynimage DIS(clk, rstn, Count, WD, an, seg);
379
380
   always @(posedge clk, negedge rstn) begin
381
        if (!rstn)
382
             CS \le s0;
383
        else CS <= NS;
385
   end
386
387
   always @(*) begin
388
        case (CS)
389
        s0: NS = s1;
        s1: NS = s2;
391
        s2: begin
392
          if(T[1]||T[0]) NS = s5;
393
           else if (DS_bs) NS = s4;
394
           else if (DNxt) NS = s3;
395
           else NS = s2;
396
        end
397
        s3: NS = s2;
398
        s4: NS = s2;
399
        s5: NS = s1;
400
        endcase
401
   end
402
403
   always @(posedge clk, negedge rstn) begin
404
        if (!rstn) begin
405
          DNxt \le 0;
406
          DReg \ll 0;
407
          RA \ll 0;
408
          Count \leq 0;
409
          we \leq 0;
410
        end
411
        else begin
412
```

```
DNxt \le DS_d - DReg;
413
           DReg \le DS_d;
414
           WA \le RA;
415
           case (NS)
416
           s1:begin
417
                we \leq 0;
418
419
           end
           s2:begin
              WD \le RD;
421
               T \le \{DS_nxt, DS_pre\};
422
               we \leq 0;
423
           end
424
           s3:begin
425
                WD \le (WD \le 4) + En_d;
                we \leq 1;
427
           end
428
           s4:begin
429
               WD \ll WD \gg 4;
430
               we \leq 1;
431
           end
           s5:begin
433
               we = 0;
434
              if (T[1]) begin
435
                RA \leq RA +1;
436
                Count \leq Count +1;
437
              end
              if (T[0]) begin
439
                RA \leq RA -1;
440
                Count \leq Count -1;
441
              end
442
           end
443
           endcase
         end
445
    end
446
447
448
    endmodule
449
450
    module deSyn(input clk, rstn, input x, output y);
451
    wire de_x;
452
    debounce DB(clk,rstn,x,de_x);
453
    Synchron SYN(de_x,clk,rstn,y);
```

```
endmodule
456
   module debounce (input clk, rstn,
457
                     input x,
458
                     output reg y);
459
   parameter Cnt0 = 3'b000, Cnt1 = 3'b001,
460
   Assign0 = 3'b010, Assign1=3'b011, Default = 3'b111;
461
   //刚开始进入默认状态,两个计数状态,两个赋值状态
   reg [2:0] CS, NS;
463
   reg [19:0] Count;
464
   reg y_reg;
465
   always @(posedge clk, negedge rstn) begin //异步复位
466
        if (!rstn) begin
467
          CS <= Default;
          y_reg \le 0;
469
        end
470
        else begin
471
          CS \le NS;
472
        y_reg \le y;
473
        end
   end
475
476
   always @(posedge clk, negedge rstn) begin
477
      if(!rstn) Count <=0;
478
      else begin
479
        case (CS)
480
           Default: Count <= 0;
481
        Cnt0: begin
482
          Count <= Count + 1;
483
        end
484
        Cnt1: Count <= Count + 1;
485
        Assign0: Count \le 0;
486
        Assign1: Count \le 0;
487
488
      endcase
489
      end
490
491
   end
493
494
   always @(*) begin
495
        y = y_reg;
496
```

```
NS = Default;
497
        case (CS)
498
        Default: begin
499
          y = 0;
500
          if(x == 1) NS = Cnt1;
501
          else NS = Cnt0;
502
503
        end
        Cnt0: begin
504
            if(Count = 100000) begin
505
              NS = Assign0;
506
507
            else if (x = 0) begin
508
              NS = Cnt0;
509
           end
510
            else begin
511
              NS = Default;
512
           end
513
        end
514
        Cnt1: begin
515
            if(Count = 100000) begin
              NS = Assign1;
           end
518
            else if (x = 1) begin
519
              NS = Cnt1;
520
           end
521
            else begin
522
              NS = Default;
523
           end
524
        end
525
        Assign0: begin
526
                y = 0;
527
          if(x == 0)
            NS = Assign0;
           else
530
              NS = Default; // 只有极个别才在此刻为1
531
        end
532
        Assign1: begin
533
          y = 1;
534
          if(x == 1) NS = Assign1;
535
          else NS = Default; // 只有极个别才在此刻为1
536
        end
537
        endcase
538
```

```
end
   endmodule
540
541
   module Synchron(input x, input clk, rstn,
542
                     output y);
543
   reg s1, s2;
544
545
   reg s;
   always @(posedge clk) begin
547
        if (~rstn ) begin
548
          s1 <= 0;
549
          s2 <= 0;
550
          s \ll 0;
551
        end
552
        else begin
553
          s1 \ll x;
554
          s2 <= s1;
555
          s \ll s2;
556
        end
557
   end
   assign y = (!s)\&s2;
559
   endmodule
560
561
562
563
564
565
   module register_file # (
566
        parameter AW = 5,
                                       //地址宽度
567
        parameter DW = 16
                                       //数据宽度
568
    ) (
569
        input clk,
                                        //时钟
570
        input [AW-1:0] ra0, ra1,
                                                 //读地址
571
        output [DW-1:0] rd0, rd1,
                                       //读数据
572
        input [AW-1:0] wa,
                                       //写地址
573
        input [DW-1:0] wd,
                                       //写数据
574
                                        //写使能
        input we
575
    );
576
        reg [DW-1:0] rf [0: (1 << AW)-1];
                                                         //寄存器堆
577
        assign rd0 = rf[ra0], rd1 = rf[ra1];
                                                         //读操作
578
579
        always @ (posedge
580
```

```
rf[wa] \ll wd;
                                                          //写操作
            if (we)
581
   endmodule
582
583
   module encode (input [15:0] In, output reg [3:0] Out );
584
        always @(*) begin
585
            case (In)
586
            16'b0000\_0000\_0000\_0001: Out = 4'b0000;
587
            16'b0000 0000 0000 0010: Out = 4'b0001;
            16'b0000\_0000\_0000\_0100: Out = 4'b0010;
589
            16'b0000\_0000\_0000\_1000: Out = 4'b0011;
590
            16'b0000\_0000\_0001\_0000: Out = 4'b0100;
591
            16'b0000 0000 0010 0000: Out = 4'b0101;
592
            16'b0000\_0000\_0100\_0000: Out = 4'b0110;
593
            16'b0000 0000 1000 0000: Out = 4'b0111;
            16'b0000\_0001\_0000\_0000: Out = 4'b1000;
595
            16'b0000\_0010\_0000\_0000: Out = 4'b1001;
596
            16'b0000\_0100\_0000\_0000: Out = 4'b1010;
597
            16'b0000 1000 0000 0000: Out = 4'b1011;
598
            16'b0001\_0000\_0000\_0000: Out = 4'b1100;
599
            16'b0010 0000 0000 0000: Out = 4'b1101;
            16'b0100\_0000\_0000\_0000: Out = 4'b1110;
601
            16'b1000\_0000\_0000\_0000: Out = 4'b1111;
602
            endcase
603
        end
604
605
   endmodule
607
   module dynimage (
608
                     input clk, rstn,
609
                     input [7:0] Cnt,
610
                     input [15:0] d,
611
                     output reg [7:0] an,
                     output reg [6:0] seg);
613
614
                     wire clkd;
                                          //分频时钟
615
                     reg [3:0] DIn;
616
                     wire [6:0] DOut;
617
            frequdivision FreDivClk(clk,~rstn,clkd);
618
            Decoder7Seg decoder(DIn, DOut);
619
620
   parameter s0 = 3'b000, s1 = 3'b001, s2 = 3'b010,
621
   s3 = 3'b011, s4 = 3'b100, s5 = 3'b101;
```

```
reg [2:0] CS, NS;
623
624
625
    always @(posedge clkd, negedge rstn) begin //异步初始化
626
         if(\sim rstn) CS \leq s0;
627
         else CS <= NS;
628
    end
629
    always @(*) begin
631
           case(CS)
632
           s0: begin
633
               DIn = d[3:0];
634
                an = 8'b1111_11110;
635
                seg = DOut;
636
               NS = s1;
637
           end
638
           s1: begin
639
             DIn = d[7:4];
640
             seg = DOut;
641
             NS = s2;
             an = 8'b1111_1101;
643
           end
644
           s2: begin
645
             DIn = d[11:8];
646
             seg = DOut;
647
             NS = s3;
648
             an = 8'b1111_1011;
649
650
           end
651
           s3: begin
652
             DIn = d[15:12];
653
             seg = DOut;
654
             NS = s4;
655
             an = 8'b1111_0111;
656
           end
657
           s4: begin
658
             DIn = Cnt [3:0];
659
             seg = DOut;
660
             NS = s5;
661
             an = 8'b1011_11111;
662
           end
663
           s5: begin
664
```

```
DIn = Cnt [7:4];
665
             seg = DOut;
666
            NS = s0;
667
            an = 8'b0111_11111;
668
          end
669
          endcase
670
671
   end
673
   endmodule
674
675
   module frequdivision #(parameter N = 200000,RST_VLU = 0)
676
   (input clk, rst, output reg out);
677
    //分频器 N = 100000 ~ 2000000
   reg [19:0] cnt;
679
   always @(posedge clk) begin
680
       if (rst) cnt <= RST_VLU;</pre>
681
       else if (cnt = (N-1)) cnt <= 0;
682
       else cnt \ll cnt + 1;
683
   end
   always @(posedge clk) begin
685
        if(rst) out \leq 0;
686
        else if (cnt = (N-2)) out \leq 1;
687
        else out \leq 0;
688
   end
689
   endmodule
691
   module Decoder7Seg(
                                       //7段译码管
692
   input wire [3:0] In,
693
   output reg [6:0] Out
694
        );
695
   always @ (*)
696
        begin
697
        case (In)
698
             4'b0000: Out = 7'b000\_0001;
699
             4'b0001: Out = 7'b100 1111;
700
             4'b0010: Out = 7'b001\_0010;
701
             4'b0011: Out = 7'b000_0110;
702
             4'b0100: Out = 7'b100_1100;
703
             4'b0101: Out = 7'b010\_0100;
704
             4'b0110: Out = 7'b010\_0000;
705
             4'b0111: Out = 7'b000_11111;
706
```

```
4'b1000: Out = 7'b000\_0000;
707
             4'b1001: Out = 7'b000_0100;
708
             4'b1010: Out = 7'b000_1000;
                                               //A
709
             4'b1011: Out = 7'b110\_0000;
                                               //b
710
             4'b1100: Out = 7'b011\_0001;
                                               //C
711
             4'b1101: Out = 7'b100 0010;
                                               //d
712
             4'b1110: Out = 7'b011\_0000;
713
                                               //E
             4'b1111: Out = 7'b011_1000;
                                              //F
        endcase
715
        end
716
   endmodule
717
718
719
       module CompareTwo(input [15:0] In0, In1,
                            output reg [15:0] Out0, Out1
721
722
       always @(*) begin
723
                   if(In0 > In1) begin
724
                     Out0 = In0;
725
                     Out1 = Out1;
726
                  end
727
                   else begin
728
                     Out0 = In1;
729
                     Out1 = In0;
730
                   end
731
                end
732
733
       endmodule
734
```

• 完成8个数码管显示空白分隔的2个16进制数的下载、测试及电路图、使用资源查看

#### - 代码如下:

```
module display2num(input clk,input rstn,
input [7:0] a,d,
output reg [7:0] an,
output reg [6:0] seg);
wire clkd;
reg [3:0] DIn;
wire [6:0] DOut;

frequdivision FreDivClk(clk,~rstn,clkd);
Decoder7Seg decoder(DIn,DOut);
parameter s0 = 2'b00,s1 = 2'b01,s2=2'b10,s3=2'b11;
```

```
reg [1:0] CS, NS;
   always @(posedge clkd, negedge rstn) begin
13
        if(!rstn) CS \ll s0;
14
              CS \leq NS;
        else
15
   end
16
   always @(*) begin
17
        case (CS)
18
            s0: NS = s1;
            s1: NS = s2;
20
            s2: NS = s3;
21
            s3: NS = s0;
22
        endcase
23
   end
24
   always @(*) begin
          case(CS)
26
          s0:begin
27
            DIn = d[3:0];
28
            seg = DOut;
29
            an = 8'b111111110;
30
          end
31
          s1:begin
32
            DIn = d[7:4];
33
            seg = DOut;
34
            an = 8'b111111101;
35
          end
36
          s2:begin
            DIn = a[3:0];
            seg = DOut;
39
            an = 8'b101111111;
40
          end
41
          s3:begin
42
            DIn = a [7:4];
43
            seg = DOut;
            an = 8'b011111111;
45
          end
46
          endcase
47
   end
48
   endmodule
51
   module frequdivision #(parameter N = 200000, RST_VLU = 0)
52
   (input clk, rst, output reg out);
```

```
//分频器 N = 100000 ~ 2000000
   reg [19:0] cnt;
55
   always @(posedge clk) begin
56
      if(rst) cnt <= RST_VLU;</pre>
57
      else if (cnt = (N-1)) cnt \leq 0;
58
      else cnt \ll cnt + 1;
59
60
   end
   always @(posedge clk) begin
61
       if(rst) out \leq 0;
62
       else if (cnt = (N-2)) out \leq 1;
63
       else out \leq 0;
64
   end
65
   endmodule
66
   module Decoder7Seg(
                                     //7段译码管
68
   input wire [3:0] In,
69
   output reg [6:0] Out
70
       );
71
   always @ (*)
72
       begin
       case (In)
            4'b0000: Out = 7'b000\_0001;
75
            4'b0001: Out = 7'b100_1111;
76
            4'b0010: Out = 7'b001 0010;
77
            4'b0011: Out = 7'b000_0110;
78
            4'b0100: Out = 7'b100 1100;
            4'b0101: Out = 7'b010\_0100;
            4'b0110: Out = 7'b010 0000;
81
            4'b0111: Out = 7'b000_11111;
82
            4'b1000: Out = 7'b000 0000;
83
            4'b1001: Out = 7'b000_0100;
84
            4'b1010: Out = 7'b000 1000;
                                            //A
            4'b1011: Out = 7'b110\_0000;
                                            //b
            4'b1100: Out = 7'b011 0001;
                                            //C
            4'b1101: Out = 7'b100\_0010;
                                            //d
88
            4'b1110: Out = 7'b011 0000;
                                            //E
89
            4'b1111: Out = 7'b011_1000;
                                            //F
90
       endcase
       end
   endmodule
```




图 2: 8 个数码管显示空白分隔的 2 个 16 进制数下载测试

- 查看 RTL 分析和综合后电路图




图 3: 8 个数码管显示空白分隔的 2 个 16 进制数 RTL 分析后电路图




图 4:8 个数码管显示空白分隔的2个16进制数综合后电路图

- 查看综合后电路资源使用情况




图 5: 8 个数码管显示空白分隔的 2 个 16 进制数综合后电路资源使用情况

- 完成一组 16 进制数的输入输出的下载、测试及电路、使用资源的查看
  - 下载测试



图 6: 开关输入抖动验证下载测试

## - 查看 RTL 分析和综合后电路图




图 7: 开关输入抖动验证 RTL 分析后电路图




图 8: 开关输入抖动验证综合后电路图

- 查看综合后电路资源使用情况

Name 1	Slice LUTs (63400)	Slice Registers (126800)	Bonded IOB (210)	BUFGCTRL (32)
∨ N DIO	525	631	36	1
> I desyn_bs (deSyn)	24	27	0	0
> I desyn_d0 (deSyn_0)	22	27	0	0
> I desyn_d1 (deSyn_1)	22	27	0	0
> I desyn_d2 (deSyn_8)	22	27	0	0
> I desyn_d3 (deSyn_9)	22	27	0	0
> I desyn_d4 (deSyn_10)	22	27	0	0
> I desyn_d5 (deSyn_11)	22	27	0	0
> I desyn_d6 (deSyn_12)	22	27	0	0
> I desyn_d7 (deSyn_13)	22	27	0	0
> I desyn_d8 (deSyn_14)	22	27	0	0
> I desyn_d9 (deSyn_15)	22	27	0	0
> I desyn_d10 (deSyn_2)	22	27	0	0
> I desyn_d11 (deSyn_3)	22	27	0	0
> I desyn_d12 (deSyn_4)	22	27	0	0
> I desyn_d13 (deSyn_5)	22	27	0	0
> I desyn_d14 (deSyn_6)	22	27	0	0
> I desyn_d15 (deSyn_7)	23	27	0	0
> I desyn_nxt (deSyn_16)	21	27	0	0
> <b>I</b> desyn_pre (deSyn_17)	21	27	0	0
> I DIS (dynimage)	42	44	0	0
■ ECD (encode)	18	4	0	0
RF (register_file)	28	0	0	0

图 9: 开关输入抖动验证综合后电路资源使用情况

- 完成一组数据的输入、排序的下载、测试及电路图、使用资源查看
  - 仿真与下载测试



图 10: 开关输入去抖动后动态显示下载测试

- 查看 RTL 分析和综合后电路图




图 11: 开关输入去抖动后动态显示 RTL 分析后电路图




图 12: 开关输入去抖动后动态显示综合后电路图

- 查看综合后电路资源使用情况

Name 1	Slice LUTs (63400)	Slice Registers (126800)	Bonded IOB (210)	BUFGCTRL (32)
∨ N DataSort	655	735	54	1
✓ I dio (DIOx)	532	636	0	0
> I desyn_bs (deSy	24	27	0	0
> I desyn_d0 (deSy	23	27	0	0
> I desyn_d1 (deSy	22	27	0	0
> I desyn_d2 (deSy	22	27	0	0
> I desyn_d3 (deSy	22	27	0	0
> I desyn_d4 (deSy	22	27	0	0
> I desyn_d5 (deSy	22	27	0	0
> I desyn_d6 (deS)	22	27	0	0
> I desyn_d7 (deSy	22	27	0	0
> I desyn_d8 (deS)	22	27	0	0
> I desyn_d9 (deSy	22	27	0	0
> <b>I</b> desyn_d10 (des	22	27	0	0
> <b>I</b> desyn_d11 (deS	22	27	0	0
> I desyn_d12 (des	22	27	0	0
> <b>I</b> desyn_d13 (deS	22	27	0	0
> <b>I</b> desyn_d14 (des	22	27	0	0
> <b>I</b> desyn_d15 (deS	22	27	0	0
> I desyn_nxt (deS	21	27	0	0
> I desyn_pre (deS	21	27	0	0
> I DIS (dynimage)	38	44	0	0
■ ECD (encode)	16	4	0	0
RF (register_file)	91	0	0	0

图 13: 开关输入去抖动后动态显示综合后电路资源使用情况

# 【总结与思考】

#### • 总结:

通过此次实验,更加熟悉使用状态机实现所需的电路,熟悉时序部分与逻辑部分的 区别

#### • 思考:

- 在此次排序的实现过程中, 未考虑实现排序的最优算法, 以及如何更加提升效率
- 在本次实验中, 曾发生对状态的转化条件及要做的事错位(后移一个状态), 导致 出错
- 在使用 Vivado 过程中,对其中的一些报错信息,警告信息不太理解,需要加强这方面的经验