中国科学技术大学计算机学院 《数字电路实验》报告



实验题目: _ 计数器______

学生姓名: _柯志伟_____

学生学号: PB20061338

完成日期: 2021 年 11 月 23 日

计算机实验教学中心制 2020 年 09 月

【实验题目】

计数器

【实验目的】

- 基础部分
 - 计数器及实现分频器
 - 数码管动态显示
 - 开关输入去抖动
- 选做部分
 - 数码管动态显示时去除先导零
 - 实现按钮按下后并保持时, 计数器连续计数

【实验环境】

- PC 机
- Vivado 平台
- Nexys4 开发板

【实验过程】

- 用 Verilog 分别实现基本模块: 计数器、去抖动、同步化、动态显示模块 代码如下:
 - 计数器

- 去抖动

```
module debounce (input clk, rstn,
         input x,
2
         output reg y);
3
         //其实可以例化一个计数器模块
     \frac{\text{parameter}}{\text{Cnt0}} = 3'b000, \text{ Cnt1} = 3'b001,
     Assign0 = 3'b010, Assign1=3'b011, Default = 3'b111;
6
     //刚开始进入默认状态,两个计数状态,两个赋值状态
     reg [2:0] CS, NS;
     reg [19:0] Count;
     reg y reg;
10
     always @(posedge clk, negedge rstn) begin //异步复位
11
          if (!rstn) begin
12
            CS <= Default;
13
            y_reg \ll 0;
14
         end
15
          else begin
16
            CS \le NS;
            y_reg \le y;
18
         end
19
       end
20
21
   always @(posedge clk, negedge rstn) begin
22
     if(!rstn) Count <=0;
23
     else begin
24
     case (CS)
25
       Default: Count <= 0;
26
       Cnt0: begin
27
       Count \le Count + 1;
28
       end
29
       Cnt1: Count <= Count + 1;
       Assign0: Count \leq 0;
31
       Assign1: Count \leq 0;
32
     endcase
33
   end
34
35
   end
37
38
   always @(*) begin
39
     y = y_reg;
40
     NS = Default;
41
     case (CS)
```

```
Default: begin
43
         y = 0;
44
          if(x == 1) NS = Cnt1;
45
          else NS = Cnt0;
46
         end
47
       Cnt0: begin
48
         if (Count = 100000) begin
49
         NS = Assign0;
         end
51
         else if (x = 0) begin
52
         NS = Cnt0;
53
         end
54
         else begin
55
         NS = Default;
         end
57
         end
58
       Cnt1: begin
59
          if (Count == 100000) begin
60
         NS = Assign1;
61
         end
         else if (x == 1) begin
         NS = Cnt1;
64
         end
65
         else begin
66
         NS = Default;
67
         end
       end
       Assign0: begin
70
         y = 0;
71
         if(x == 0)
72
         NS = Assign0;
73
         else
         NS = Default;
                          // 只有极个别才在此刻为1
         end
76
       Assign1:begin
77
         y = 1;
78
         if(x == 1) NS = Assign1;
79
         else NS = Default; // 只有极个别才在此刻为1
80
       end
81
     endcase
82
   end
83
   endmodule
```

- 同步化

```
module Synchron (input x, input clk, rstn,
          output y);
2
     reg s1, s2;
4
     reg s;
6
     always @(posedge clk) begin
        if (~rstn ) begin
        s1 <= 0;
        s2 <= 0;
10
        s <= 0;
11
       end
12
        else begin
13
        s1 \ll x;
14
        s2 <= s1;
15
        s \ll s2;
16
       end
17
18
     assign y = (!s)\&s2;
19
   endmodule
20
```

- 数码管动态显示

```
module dynimage (input [3:0] d0, d1, d2, d3,
         input clk, rstn,
2
         output reg [3:0] an,
         output reg [6:0] seg);
4
                             //分频时钟
         wire clkd;
6
         reg [3:0] DIn;
         wire [6:0] DOut;
         frequdivision FreDivClk(clk,~rstn,clkd);
10
11
         Decoder7Seg decoder(DIn, DOut);
12
13
     parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
14
     reg [1:0] CS, NS;
16
17
     always @(posedge clkd, negedge rstn) begin //异步初始化
18
       if(\sim rstn) CS <= s0;
19
```

```
else CS \ll NS;
     end
21
22
     always @(*) begin
23
        case(CS)
24
          s0 : begin
25
            DIn = d0;
26
            an = 4'b1110;
            seg = DOut;
28
            NS = s1;
29
          end
30
          s1: begin
31
            DIn = d1;
32
            seg = DOut;
            NS = s2;
34
            if((d1==0)\&\&(d3==0)\&\&(d2==0)) begin
35
            an = 4'b11111;
36
            end
37
             else an = 4'b1101;
38
          end
          s2: begin
            DIn = d2;
41
            seg = DOut;
42
            NS = s3;
43
            if((d3==0)\&\&(d2==0)) begin
44
            an = 4'b1111;
45
            end
             else
                   an = 4'b1011;
47
          end
48
          s3 : begin
49
            DIn = d3;
50
            seg = DOut;
51
            NS = s0;
52
            if(d3==0) begin
53
            an = 4'b1111;
54
            end
55
                   an = 4'b0111;
             else
56
          end
57
        end case \\
     end
59
60
```

61

```
endmodule
63
64
65
66
67
   module frequdivision #(parameter N = 200000,
68
                   RST VLU = 0)(input clk, rst,
                   output reg out);
70
     //分频器 N = 100000 ~ 2000000
71
     reg [19:0] cnt;
72
73
     always @(posedge clk) begin
74
        if (rst) cnt <= RST VLU;</pre>
        else if (cnt = (N-1)) cnt \leq 0;
76
        else cnt \ll cnt + 1;
77
     end
78
79
     always @(posedge clk) begin
80
        if(rst) out \ll 0;
        else if (cnt = (N-2)) out \leq 1;
        else out \leq 0;
83
     end
84
   endmodule
85
86
   module Decoder7Seg(
                                      //7段译码管
     input wire [3:0] In,
     output reg [6:0] Out
89
      );
90
     always @ (*)
91
     begin
92
      case (In)
        4'b0000: Out = 7'b000\_0001;
94
        4'b0001: Out = 7'b100_1111;
95
        4'b0010: Out = 7'b001\_0010;
96
        4'b0011: Out = 7'b000 0110;
97
        4'b0100: Out = 7'b100_1100;
98
        4'b0101: Out = 7'b010\_0100;
        4'b0110: Out = 7'b010\_0000;
100
        4'b0111: Out = 7'b000_1111;
101
        4'b1000: Out = 7'b000 0000;
102
        4'b1001: Out = 7'b000_0100;
103
```

```
4'b1010: Out = 7'b000_1000;
                                        //A
104
        4'b1011: Out = 7'b110\_0000;
                                       //b
105
        4'b1100: Out = 7'b011\_0001;
                                        //C
106
        4'b1101: Out = 7'b100\_0010;
                                        //d
107
        4'b1110: Out = 7'b011\_0000;
                                        //E
108
        4'b1111: Out = 7'b011 1000;
                                        //F
109
     endcase
110
     end
   endmodule
112
```

• 完成数码管动态扫描的仿真、下载、测试

- 代码如下:

```
module dynimage(input [3:0] d0,d1,d2,d3,
       input clk, rstn,
2
       output reg [3:0] an,
       output reg [6:0] seg);
                           //分频时钟
       wire clkd;
6
       reg [3:0] DIn;
       wire [6:0] DOut;
       frequdivision
                        FreDivClk(clk,~rstn,clkd);
11
       Decoder7Seg decoder(DIn, DOut);
12
13
     parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
14
     reg [1:0] CS, NS;
15
17
     always @(posedge clkd, negedge rstn) begin //异步初始化
18
     if(\sim rstn) CS \ll s0;
19
     else CS \ll NS;
20
     end
21
22
     always @(*) begin
23
     case (CS)
24
       s0 : begin
25
         DIn = d0;
26
         an = 4'b1110;
27
         seg = DOut;
         NS = s1;
29
       end
30
```

```
s1 : begin
31
          DIn = d1;
32
          seg = DOut;
33
         NS = s2;
34
          if ((d1==0)\&\&(d3==0)\&\&(d2==0)) begin
35
          an = 4'b11111;
36
          end
37
          else an = 4'b1101;
       end
39
        s2: begin
40
          DIn = d2;
41
          seg = DOut;
42
         NS = s3;
43
          if((d3==0)\&\&(d2==0)) begin
          an = 4'b1111;
45
          end
46
          else an = 4'b1011;
47
        end
48
        s3: begin
49
          DIn = d3;
          seg = DOut;
         NS = s0;
52
          if(d3==0) begin
53
          an = 4'b1111;
54
          end
55
                an = 4'b0111;
          else
       end
57
     endcase
58
     end
59
60
61
     endmodule
64
     module frequdivision #(parameter N = 200000,
65
                RST_VLU = 0)(input clk, rst,
66
                output reg out);
67
     //分频器 N = 100000 ~ 2000000
     reg [19:0] cnt;
70
        always @(posedge clk) begin
71
          if(rst) cnt <= RST_VLU;</pre>
72
```

```
else if (cnt = (N-1)) cnt <= 0;
          else cnt \ll cnt + 1;
74
        end
75
76
        always @(posedge clk) begin
77
          if(rst) out \leq 0;
78
          else if (cnt = (N-2)) out \leq 1;
79
          else out \leq 0;
          end
81
        endmodule
82
83
     module Decoder7Seg(
                                        //7段译码管
84
     input wire [3:0] In,
85
     output reg [6:0] Out
      );
87
        always @ (*)
88
        begin
89
        case (In)
90
          4'b0000: Out = 7'b000\_0001;
91
          4'b0001: Out = 7'b100 1111;
          4'b0010: Out = 7'b001\_0010;
          4'b0011: Out = 7'b000_0110;
94
          4'b0100: Out = 7'b100_1100;
95
          4'b0101: Out = 7'b010 0100;
96
          4'b0110: Out = 7'b010\_0000;
97
          4'b0111: Out = 7'b000 1111;
          4'b1000: Out = 7'b000\_0000;
          4'b1001: Out = 7'b000_0100;
100
          4'b1010: Out = 7'b000_1000;
                                           //A
101
          4'b1011: Out = 7'b110 0000;
                                           //b
102
          4'b1100: Out = 7'b011\_0001;
                                           //C
103
          4'b1101: Out = 7'b100 0010;
                                           //d
104
          4'b1110: Out = 7'b011\_0000;
                                           //E
105
          4'b1111: Out = 7'b011 1000;
                                          //F
106
        endcase
107
        end
108
109
     endmodule
```



图 1: 数码管动态显示下载测试

- 查看 RTL 分析和综合后电路图




图 2: 数码管动态显示 RTL 分析后电路图




图 3: 数码管动态显示综合后电路图

- 查看综合后电路资源使用情况




图 4: 数码管动态显示综合后电路资源使用情况

• 完成开关输入抖动验证的仿真、下载、测试

- 代码如下:

```
module ShowBounce(input clk1, clk2, rstn,

output [3:0] an,

output [6:0] seg);

wire [15:0] Out;

wire [3:0] Out0, Out1, Out2, Out3;

counter cnt(clk1, rstn, 0, 1, 0, Out);

assign Out0 = {Out[3], Out[2], Out[1], Out[0]};

assign Out1 = {Out[7], Out[6], Out[5], Out[4]};

assign Out2 = {Out[11], Out[10], Out[9], Out[8]};

assign Out3 = {Out[15], Out[14], Out[13], Out[12]};
```

```
dynimage DynImage (Out0, Out1, Out2, Out3,
11
       clk2, rstn, an, seg);
12
13
       endmodule
14
15
16
       module counter #(parameter W = 16,RST_VLU = 0)
17
       (input clk, rstn, pe, ce
18
       , input [W-1:0] d, output reg [W-1:0] q);
19
        //pe 同步置数使能 ; ce 计数使能 ; clk 时钟 ; rstn 复位
20
       always @(posedge clk, negedge rstn) begin
21
            if (!rstn) q <= RST VLU; //同步复位
22
           else if (pe) q \ll d;
23
           else if (ce) q \ll q+1;
                                       //16位
       end
25
       endmodule
26
27
28
       module dynimage(input [3:0] d0, d1, d2, d3,
29
                         input clk, rstn,
                         output reg [3:0] an,
                         output reg [6:0] seg);
32
33
                         wire clkd;
                                            //分频时钟
34
                         reg [3:0] DIn;
35
                         wire [6:0] DOut;
                frequdivision FreDivClk(clk,~rstn,clkd);
                Decoder7Seg decoder(DIn, DOut);
38
39
       parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
40
       reg [1:0] CS, NS;
41
42
43
       always @(posedge clkd, negedge rstn) begin //异步初始化
44
            if(\sim rstn) CS <= s0;
45
            else CS <= NS;
46
       end
47
       always @(*) begin
              case (CS)
50
              s0: begin
51
                  DIn = d0;
52
```

```
an = 4'b1110;
53
                   seg = DOut;
54
                   NS = s1;
55
              end
56
              s1: begin
57
                 DIn = d1;
58
                 seg = DOut;
59
                NS = s2;
                 if ((d1==0)\&\&(d3==0)\&\&(d2==0)) begin
61
                   an = 4'b1111;
62
63
                 else an = 4'b1101;
64
              end
65
              s2 : begin
                 DIn = d2;
67
                 seg = DOut;
68
                NS = s3;
69
                 if((d3==0)\&\&(d2==0)) begin
70
                   an = 4'b1111;
71
                 end
                 else an = 4'b1011;
74
              end
75
              s3 : begin
76
                DIn = d3;
77
                 seg = DOut;
                NS = s0;
                  if(d3==0) begin
80
                    an = 4'b1111;
81
                  end
82
                  else
                         an = 4'b0111;
83
              end
              endcase
       end
87
88
        endmodule
89
       module frequdivision #(parameter N = 200000,
91
       RST_VLU = 0
92
        (input clk, rst, output reg out);
93
        //分频器 N = 100000 ~ 2000000
94
```

```
reg [19:0] cnt;
95
        always @(posedge clk) begin
96
           if (rst) cnt <= RST_VLU;</pre>
97
           else if (cnt = (N-1)) cnt \leq 0;
98
           else cnt \ll cnt + 1;
99
        end
100
        always @(posedge clk) begin
101
             if(rst) out \leq 0;
102
             else if (cnt = (N-2)) out \leq 1;
103
             else out \leq 0;
104
105
        endmodule
106
107
        module Decoder7Seg(
                                            //7段译码管
108
        input wire [3:0] In,
109
        output reg [6:0] Out
110
             );
111
        always @ (*)
112
             begin
113
             case (In)
114
                 4'b0000: Out = 7'b000\_0001;
                 4'b0001: Out = 7'b100_1111;
116
                 4'b0010: Out = 7'b001\_0010;
117
                 4'b0011: Out = 7'b000 0110;
118
                 4'b0100: Out = 7'b100_1100;
119
                 4'b0101: Out = 7'b010 0100;
120
                 4'b0110: Out = 7'b010\_0000;
121
                 4'b0111: Out = 7'b000_11111;
122
                 4'b1000: Out = 7'b000\_0000;
123
                 4'b1001: Out = 7'b000 0100;
124
                 4'b1010: Out = 7'b000_1000;
125
                 4'b1011: Out = 7'b110\_0000;
                                                   //b
126
                 4'b1100: Out = 7'b011\_0001;
                                                   //C
127
                 4'b1101: Out = 7'b100\_0010;
                                                   //d
128
                 4'b1110: Out = 7'b011\_0000;
                                                   //E
129
                 4'b1111: Out = 7'b011_1000;
                                                  //F
130
131
            endcase
            end
        endmodule
133
```




图 5: 开关输入抖动验证仿真



图 6: 开关输入抖动验证下载测试

- 查看 RTL 分析和综合后电路图




图 7: 开关输入抖动验证 RTL 分析后电路图




图 8: 开关输入抖动验证综合后电路图

- 查看综合后电路资源使用情况




图 9: 开关输入抖动验证综合后电路资源使用情况

• 完成开关输入去抖动后动态显示的仿真、下载、测试(含有去除先导零与连续输入功能)

- 代码如下:

```
module dedynimage (input x, rstn,
       input clk,
2
       output [3:0] an,
3
       output [6:0] seg);
4
       wire db x;
       wire Syn x;
6
       wire [15:0] Cnt Out;
     debounceX DB(clk,rstn,x,db_x);
     Synchron PS(clk, rstn, db_x, Syn_x);
     counter cnt(clk, rstn, 0, Syn_x, 0, Cnt_Out);
10
     dynimage DIS(clk, rstn, Cnt_Out, an, seg);
11
12
     endmodule
13
     module debounce (input clk, rstn,
16
     input x,
17
     output reg y); //其实可以例化一个计数器模块
18
       parameter Cnt0 = 3'b000, Cnt1 = 3'b001,
19
       Assign0 = 3'b010, Assign1=3'b011,
20
       Default = 3'b111;
21
       //刚开始进入默认状态,两个计数状态,两个赋值状态
22
       reg [2:0] CS, NS;
23
       reg [19:0] Count;
24
       reg y_reg;
25
       always @(posedge clk, negedge rstn) begin
26
               //异步复位
27
         if (!rstn) begin
28
           CS <= Default;
29
```

```
y_reg \ll 0;
          end
31
          else begin
32
             CS \le NS;
33
             y_reg \le y;
34
          \quad \text{end} \quad
35
        end
36
        always @(posedge clk, negedge rstn) begin
38
           if (!rstn) Count <=0;</pre>
39
           else begin
40
          case (CS)
41
             Default: Count <= 0;
42
             Cnt0: begin
             Count \le Count + 1;
44
             end
45
             Cnt1: Count <= Count + 1;
46
             Assign0: Count \leq 0;
47
             Assign1: Count \leq 0;
48
          endcase
          end
50
        end
51
52
        always @(*) begin
53
          y = y_reg;
54
          NS = Default;
          case (CS)
             Default: begin
57
               y = 0;
58
               if(x = 1) NS = Cnt1;
59
               else NS = Cnt0;
60
             end
61
             Cnt0: begin
62
                if(Count = 100000) begin
63
                  NS = Assign0;
64
               end
65
                else if (x == 0) begin
66
                    NS = Cnt0;
67
                  end
                else begin
69
                    NS = Default;
70
               end
71
```

```
end
           Cnt1: begin
73
              if(Count = 100000) begin
74
                NS = Assign1;
75
              end
76
              else if (x == 1) begin
77
               NS = Cnt1;
78
              end
              else begin
80
                NS = Default;
81
82
           end
83
            Assign0: begin
84
             y = 0;
              if(x = 0)
86
                NS = Assign0;
87
              else
88
                NS = Default; // 只有极个别才在此刻为1
89
           end
90
            Assign1: begin
             y = 1;
              if(x == 1) NS = Assign1;
93
              else NS = Default; // 只有极个别才在此刻为1
94
           end
95
         endcase
       end
     endmodule
99
     module debounceX(input clk, rstn,
100
     input x,output reg y);
101
     //其实可以例化一个计数器模块
102
       parameter Cnt0 = 3'b000, Cnt1 = 3'b001,
103
       Assign0 = 3'b010, Assign1=3'b011,
104
       Cnt1x=4'b0100, Assign0x=3'b110, Default = 3'b111;
105
        //刚开始进入默认状态,两个计数状态,两个赋值状态
106
       reg [2:0] CS, NS;
107
       reg [31:0] Count;
108
       reg y_reg;
109
       always @(posedge clk, negedge rstn) begin //异步复位
110
         if (!rstn) begin
111
           CS <= Default;
112
           y_reg \ll 0;
113
```

```
114
           end
           else begin
115
             CS \le NS;
116
             y_reg \le y;
117
           end
118
        end
119
120
         always @(posedge clk, negedge rstn) begin
121
         if(!rstn) Count \leq 0;
122
         else begin
123
        case(CS)
124
           Default: Count <= 0;
125
           Cnt0: begin
126
           Count <= Count + 1;
           end
128
           Cnt1: Count <= Count + 1;
129
           Assign0: Count \leq 0;
130
           Assign1: Count \leq 0;
131
           Cnt1x: Count <= Count + 1;
132
           Assign0x: Count <= 0;
133
        endcase
134
        end
135
        end
136
137
        always @(*) begin
138
           y = y_reg;
139
          NS = Default;
140
           case (CS)
141
             Default: begin
142
                y = 0;
143
                if(x = 1) NS = Cnt1;
144
                else NS = Cnt0;
145
             end
146
             Cnt0: begin
147
                if(Count = 1000000) begin
148
               NS = Assign0;
149
150
                end
                else if (x == 0) begin
151
               NS = Cnt0;
152
                end
153
                else begin
154
               NS = Default;
155
```

```
end
156
            end
157
            Cnt1: begin
158
               if (Count == 1000000) begin
                                                       //去抖动
159
              NS = Assign1;
160
               end
161
               else if (x == 1) begin
162
              NS = Cnt1;
163
               end
164
               else begin
165
              NS = Default;
166
               end
167
            end
168
            Assign0: begin
169
              y = 0;
170
               if(x == 0)
171
              NS = Assign0;
172
               else
173
              NS = Default;
                              // 只有极个别才在此刻为1
174
            end
            Assign1: begin
176
              y = 1;
177
               if(x == 1) NS = Cnt1x;
178
               else NS = Default; // 只有极个别才在此刻为1
179
            end
180
            Cnt1x: begin
181
              y = 1;
182
               if (Count = 2000000000)
183
              NS = Assign0x;
184
               else if (x==0)
185
              NS = Cnt1x;
186
               else NS = Default;
187
            Assign0x: begin //将连续的1信号划分为多个01上升沿
189
              y = 0;
190
               if (Count == 2000000000) NS = Assign1;
191
               else if (x == 1) NS = Assign0x;
192
               else NS = Default;
193
            end
194
          endcase
195
        end
196
     endmodule
197
```

```
198
199
      module Synchron (input clk, rstn, input x,
200
      output y);
201
        reg s1, s2;
202
        reg s;
203
204
        always @(posedge clk) begin
205
          if (~rstn ) begin
206
             s1 <= 0;
207
             s2 <= 0;
208
             s <= 0;
209
          end
210
          else begin
             s1 \ll x;
212
             s2 <= s1;
213
             s \ll s2;
214
          end
215
        end
216
        assign y = (!s)\&s2;
217
      endmodule
218
219
220
      module counter #(parameter W = 16,RST_VLU = 0)
221
      (input clk, rstn, pe, ce, input [W-1:0] d,
222
      output reg [W-1:0] q);
223
      //pe 同步置数使能 ; ce 计数使能 ; clk 时钟 ; rstn 复位
224
        always @(posedge clk) begin
225
                                          //同步复位
          if(! rstn) q \ll RST_VLU;
226
           else if (pe) q \ll d;
227
           else if (ce) q \ll q+1;
                                           //16位
228
        end
229
      endmodule
230
231
232
233
      module dynimage (
234
      input clk, rstn,
235
      input [15:0] d,
236
      output reg [3:0] an,
237
      output reg [6:0] seg);
238
239
```

```
wire clkd;
                             //分频时钟
240
        reg [3:0] DIn;
241
        wire [6:0] DOut;
242
243
        frequdivision
                         FreDivClk(clk,~rstn,clkd);
244
        Decoder7Seg decoder(DIn, DOut);
245
246
        parameter s0 = 2'b00, s1 = 2'b01, s2 = 2'b10, s3 = 2'b11;
        reg [1:0] CS, NS;
248
249
250
        always @(posedge clkd, negedge rstn) begin //异步初始化
251
          if(\sim rstn) CS \leq s0;
252
          else CS <= NS;
        end
254
255
        always @(*) begin
256
          case (CS)
257
             s0 : begin
258
               DIn = d[3:0];
               an = 4'b1110;
260
               seg = DOut;
261
               NS = s1;
262
             end
263
             s1: begin
264
               DIn = d[7:4];
265
               seg = DOut;
266
               NS = s2;
267
               if((d[15:12]==0)\&\&(d[11:8]==0)\&\&
268
               (d[7:4]=0) begin
269
               an = 4'b1111;
270
               end
               else an = 4'b1101;
272
             end
273
             s2: begin
274
               DIn = d[11:8];
275
               seg = DOut;
276
               NS = s3;
               if((d[15:12]==0)\&\&(d[11:8]==0)) begin
278
               an = 4'b1111;
279
               end
280
                      an = 4'b1011;
               else
281
```

```
282
             end
283
             s3: begin
284
               DIn = d[15:12];
285
               seg = DOut;
286
               NS = s0;
287
               if(d[15:12]==0) begin
288
               an = 4'b11111;
               end
290
               else
                      an = 4'b0111;
291
               end
292
          endcase
293
        end
294
295
296
      endmodule
297
298
299
      module frequdivision #(parameter N = 200000,RST_VLU = 0)
300
      (input clk, rst, output reg out);
      //分频器 N = 100000 ~ 2000000
302
        reg [19:0] cnt;
303
        always @(posedge clk) begin
304
           if (rst) cnt <= RST_VLU;</pre>
305
          else if (cnt = (N-1)) cnt <= 0;
306
          else cnt \ll cnt + 1;
307
        end
308
        always @(posedge clk) begin
309
           if(rst) out \leq 0;
310
           else if (cnt = (N-2)) out \leq 1;
311
           else out \leq 0;
312
          end
313
      endmodule
314
315
      module Decoder7Seg(
                                          //7段译码管
316
        input wire [3:0] In,
317
        output reg [6:0] Out
318
        );
319
        always @ (*)
320
        begin
321
          case (In)
322
             4'b0000: Out = 7'b000\_0001;
323
```

```
4'b0001: Out = 7'b100_1111;
324
             4'b0010: Out = 7'b001\_0010;
325
             4'b0011: Out = 7'b000_0110;
326
             4'b0100: Out = 7'b100_1100;
327
             4'b0101: Out = 7'b010\_0100;
328
             4'b0110: Out = 7'b010\_0000;
329
             4'b0111: Out = 7'b000_11111;
330
             4'b1000: Out = 7'b000\_0000;
331
             4'b1001: Out = 7'b000_0100;
332
             4'b1010: Out = 7'b000_1000;
                                             //A
333
             4'b1011: Out = 7'b110\_0000;
                                             //b
334
             4'b1100: Out = 7'b011\_0001;
                                             //C
335
             4'b1101: Out = 7'b100\_0010;
                                             //d
336
             4'b1110: Out = 7'b011\_0000;
                                             //E
337
             4'b1111: Out = 7'b011_1000;
                                             //F
338
          endcase
339
        end
340
      endmodule
341
```

- 仿真与下载测试



图 10: 开关输入去抖动后动态显示下载测试

- 查看 RTL 分析和综合后电路图




图 11: 开关输入去抖动后动态显示 RTL 分析后电路图




图 12: 开关输入去抖动后动态显示综合后电路图

- 查看综合后电路资源使用情况

;	Q	¥ ♦ %	Hierarchy				
î		Name 1	Slice LUTs (63400)	Slice Registers (126800)	Bonded IOB (210)	BUFGCTRL (32)	
	~ N	dedynimage	68	78	14	1	
1%)		cnt (counter)	13	16	0	0	
ogic (<1%)		■ DB (debounceX)	34	36	0	0	
s (<1%)	>	■ DIS (dynimage)	20	23	0	0	
as Flip Flop (< 🗸		I PS (Synchron)	1	3	0	0	

图 13: 开关输入去抖动后动态显示综合后电路资源使用情况

【总结与思考】

• 总结:

通过此次实验,熟悉了对输入信号进行去抖动,同步化处理从而使输入更稳定,同时掌握了对时钟进行分频获得一定频率的时钟信号

• 思考:

- 在此次实验中,发现在对 Verilog 语言描述电路过程中,由于对时序部分,逻辑部分分配不当,出现了一些意想不到的错误,明白应该从生成的实际电路出发去寻找问题所在
- 在使用 Vivado 过程中,对其中的一些报错信息,警告信息不太理解,需要加强这方面的经验