Configuration c01 compiled for Aer
77 gates, 28 two-qubit gates, depth 41, two-qubit depth 21. Compiled at optimization level 3 for a simulator with no wiring limits; qubits keep their numbering.
Used in: test_sampled_counts_match_generator_probs.