



# Barrier reduction and current transport mechanism in Pt/n-InP Schottky diodes using atomic layer deposited ZnO interlayer

Hogyoung Kim<sup>1,\*</sup> , Myeong Jun Jung<sup>2</sup>, and Byung Joon Choi<sup>2,\*</sup>

<sup>1</sup>Department of Visual Optics, Seoul National University of Science and Technology (Seoultech), Seoul 01811, Republic of Korea

<sup>2</sup>Department of Materials Science and Engineering, Seoul National University of Science and Technology (Seoultech), Seoul 01811, Republic of Korea

Received: 4 June 2021

Accepted: 4 August 2021

© The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2021

## ABSTRACT

Modification of interface properties in Pt/n-InP Schottky contacts with atomic layer deposited ZnO interlayer (IL) (5 and 10 nm) has been carried out and the electrical properties were investigated using current–voltage (*I*–*V*) and capacitance–voltage (*C*–*V*) techniques. The insertion of ZnO IL in the Pt/n-InP interface reduced the effective barrier height. The barrier heights from *C*–*V* method were higher with respect to those from *I*–*V* method. The interface state density for 5 nm thick ZnO was higher than that for 10 nm thick ZnO. The barrier heights according to thermionic field emission model showed much closer to those from *C*–*V* method. Surface passivation and interfacial dipole were suggested to modulate the Schottky barrier at the Pt/ZnO/n-InP interface.

## 1 Introduction

Recently, atomic layer deposition (ALD) growth of ZnO has gained significant interest due to its unique advantage [1–10]. ALD is a promising deposition method, based on self-limiting and saturated surface reactions, affording highly conformal and uniform films with accurate thickness control over large area [11]. ZnO layer by ALD can be grown at low temperatures, applicable to flexible substrates [4]. Because of these reasons, ALD grown ZnO has been used for various devices such as transparent electrode [6, 8], active medium for fiber-optic Fabry–Perot interferometer [9], photocatalysis [12], electron

transporting layers in organic solar cells [13], and thin film transistor circuits [14]. Most of all, ALD grown ZnO has been employed to modify the interface characteristics in metal/semiconductor (MS) contacts [15, 16].

The Fermi levels (FLs) of metals are pinned near the charge neutrality levels (CNLs) of the semiconductors when the MS contacts are formed [17, 18]. This FL pinning limits to attain the metal work function dependent Schottky barrier. As presented in ref. 17, the CNLs of the most semiconductors are quite far from the valence band edge (e.g., GaN: 2.3 eV, ZnO: 3.27 eV, 4H-SiC: 1.55 eV, GaAs: 0.55 eV, InP: 0.6 eV, and Si: 0.2 eV). This in turn hinders to

Address correspondence to E-mail: hogyoungkim@gmail.com; bjchoi@seoultech.ac.kr

obtain good ohmic contact with a low contact resistance and good Schottky contact with a low leakage current. In this respect, alleviation of strong FL pinning using an interlayer (IL) grown by ALD has been demonstrated for many semiconductors. For example, Agrawal et al. achieved a barrier height of 0.15 eV in Ti/n-Si contacts with a 1 nm thick  $\text{TiO}_2$  IL [19]. Kim et al. reported a significant reduction in contact resistivity for metal/n-GaAs using a ZnO IL [20]. AlN IL has been studied as a passivation layer for GaN-based power devices [21]. Akazawa and Hasezaki utilized a 1 nm thick  $\text{Al}_2\text{O}_3$  IL in metal/GaN Schottky diodes and observed the increased barrier height with a  $\text{Al}_2\text{O}_3$  IL [22]. However, they also observed that it became almost independent of the metal work function, although FL depinning by blocking metal wave function was expected. Hence more comprehensive and systematic approach is required for each IL/semiconductor structure.

It was shown in high- $k$   $\text{HfO}_2$  on GaAs that about 2 nm thick ZnO IL could passivate the interface states, especially in the bottom half of the GaAs band gap [23]. About 1.5 nm thick ZnO was also found to act as an effective passivation layer for  $\text{HfO}_2$  films on InP substrate [24]. Due to the high electron affinity of ZnO [15], ZnO/semiconductor can provide negative conduction band offset. Recently, Algadi et al. employed a 10 nm thick ZnO IL in indium tin oxide (ITO)/InP Schottky photodetectors and they attributed the improved efficiency to the hole barrier by the valence band offset at the ZnO/InP interface [25]. About 14 nm thick ZnO encapsulation layer for InP quantum dots was found to improve the solar cell performance [26]. Zhu et al. deposited ZnO/AlN (220 nm/1.9–11.4 nm) stacks on Ti substrate and found the improved piezo-electric performance [27]. Using ZnO as an IL in Pt/GaN Schottky contacts, we observed the average barrier height (ideality factor) of 0.64 eV (2.33) and 1.01 eV (1.16) for 5 and 20 nm thick ZnO, respectively [16]. All these works suggest the importance of relatively thick ZnO IL ( $> 5$  nm). Furthermore, increasing the thickness above 2 nm can provide better surface coverage and reduction in the density of dangling bonds. In this work, we prepared two different thick ZnO ILs to modulate the electrical properties of Pt/n-InP Schottky diodes.

## 2 Experimental

Pt/ZnO/InP Schottky junctions were fabricated using a single-side polished and undoped InP (100) substrate (thickness: 350  $\mu\text{m}$ , carrier concentration:  $\sim 1 \times 10^{16} \text{ cm}^{-3}$ ). After cutting the wafer into small pieces (about  $5 \times 10 \text{ mm}$ ), native oxide was removed by dipping into an  $\text{HCl}:\text{H}_2\text{O}$  (1:1) solution. Two different thick ZnO layers grown by thermal ALD at 100  $^\circ\text{C}$  were obtained by varying the number of ALD cycles. Diethyl-zinc ( $\text{DEZn}$ :  $\text{Zn}(\text{C}_2\text{H}_5)_2$ ) and  $\text{H}_2\text{O}$  were used as the Zn precursor and the oxidant, respectively. About 100 nm thick Al metal was deposited over the entire back surface of the samples to serve as an Al back contact. For Schottky contacts, 50 nm thick Pt metal (diameter: 500  $\mu\text{m}$ ) was deposited on the front surface through a shadow mask. The inset in Fig. 1a shows a schematic diagram of Pt/ZnO/InP/Al structure. During the thermal annealing process for ohmic contact, phosphorous can out-diffuse from the InP front surface. Hence, InP substrate was employed as a proximity cap to cover the front surface [28]. Recently, it was shown in Al/n-InP Schottky diode that the rectifying characteristics was improved after annealing at 400  $^\circ\text{C}$  for 3 min [29]. These works indicate that the annealing process for Al/n-InP structure can change the surface condition for InP and degrade the ohmic contact property. Due to these reasons, we did not perform the thermal annealing for Al/n-InP before forming the ZnO layer on InP. Capacitance–voltage ( $C$ – $V$ ) and current–voltage ( $I$ – $V$ ) characteristics were measured using a HP 4284A LCR meter and a Keithley 238 current source, respectively.


## 3 Results and discussion

First, we analyzed the  $C$ – $V$  characteristics under reverse bias to obtain the flat-band barrier height. The capacitance in the Schottky diode is varied with the applied voltage through the following relation [30]

$$\frac{A^2}{C^2} = 2 \left( \frac{V_{\text{bi}} - V - kT/q}{qN_D\epsilon_S\epsilon_0} \right) \quad (1)$$

where  $A$  is the contact area,  $V_{\text{bi}}$  is the built-in potential,  $N_D$  is the carrier concentration,  $\epsilon_0$  is the permittivity of free space, and  $\epsilon_S$  is the dielectric constant of the semiconductor ( $\epsilon_S = 12.4$  for InP). From the plot of  $A^2/C^2$  vs.  $V$ , the Schottky barrier

**Fig. 1** **a** Plots of  $A^2/C^2$  versus  $V$  measured at 1 MHz and **b** interface state density calculated from high-low frequency method. The insets in **a** and **b** show a schematic diagram of Pt/ZnO/InP/Al structure and plots of carrier concentration versus depth, respectively



height can be obtained by  $q\phi_B^{C-V} = qV_0 + qV_n + kT$ , where  $V_0$  is the intercept with the voltage axis and  $qV_n = E_C - E_F$ . From the slopes of  $A^2/C^2$  vs.  $V$  plots as shown in Fig. 1a, the  $N_D$  values were calculated to be  $1.36 \times 10^{16}$  and  $1.92 \times 10^{16} \text{ cm}^{-3}$  for 5 and 10 nm thick ZnO, respectively. Note that the inset in Fig. 1b shows the plots of carrier concentration versus depth. The barrier heights were calculated to be 0.54 and 0.61 eV for 5 and 10 nm thick ZnO, respectively.

The interface state density ( $D_{it}$ ) was calculated using the high-low frequency method, in which  $D_{it}$  is given by [31]

$$D_{it} = \frac{1}{qA} \left[ \left( \frac{1}{C_{LF}} - \frac{1}{C_i} \right)^{-1} - \left( \frac{1}{C_{HF}} - \frac{1}{C_i} \right)^{-1} \right] \quad (2)$$

where  $C_{HF}$  and  $C_{LF}$  are high and low frequency capacitances, respectively (1 MHz and 1 kHz, in order), and  $C_i$  is the interfacial capacitance. The attained  $D_{it}$  versus  $V$  plots are shown in Fig. 1b, revealing the lower interface state density for 10 nm thick ZnO.

Figure 2a shows the current density–voltage ( $J$ – $V$ ) data at room temperature. The Schottky contacts without ZnO IL (i.e.,  $t = 0$  nm) were also included as a reference. With ZnO ILs, the current values increased for both forward and reverse bias conditions. Barrier height and ideality factor for each sample were extracted assuming the thermionic emission (TE) to be dominant for the forward  $J$ – $V$  characteristics [30]. In TE model, the current density is given by

$$J = A^{**} T^2 \exp(-q\phi_B/kT) [\exp\{q(V - IR_S)/nkT\} - 1] \quad (3)$$


where  $A^{**}$  is the effective Richardson constant ( $9.4 \text{ A/cm}^2 \text{ K}^2$  for n-InP),  $\phi_B$  is the effective barrier height,  $R_S$  is the series resistance, and  $n$  is the ideality factor. Figure 2b shows plots of barrier height versus ideality factor obtained from several contacts for each sample. Compared to the reference sample, the barrier height decreased and the ideality factor increased with a ZnO IL. For the samples with a ZnO IL, the barrier height from  $I$ – $V$  is lower than those from  $C$ – $V$ , associated with the nonuniform interfacial layer and the interfacial charges at MS interface [32]. Figure 2b also shows that the ideality factor became higher than 2 with a ZnO IL. Normally the ideality factor is found to be in the range of 1 and 2 in InP Schottky diodes. Such high ideality factor can be due to the potential drop in the ZnO IL [33, 34], nonuniform interface [35] and the involvement of tunneling current.

As suggested by Card and Rhoderik [36], the interface state density is related to the voltage-dependent ideality factor  $n(V)$  as follows

$$D_{it}(V, T) = \frac{1}{q} \left[ \frac{\varepsilon_i \varepsilon_0}{\delta} (n(V, T) - 1) - \frac{\varepsilon_S \varepsilon_0}{W_D} \right] \quad (4)$$

where  $W_D$  is the depletion width at zero voltage,  $\varepsilon_i$  and  $\delta$  are the dielectric constant and the thickness of the interfacial layer, respectively. Figure 2c shows the interface state density obtained using the method by Card and Rhoderik [36]. Like high-low method shown in Fig. 1b, lower interface state density is observed for 10 nm thick ZnO. Kang et al. reported that an interfacial layer observed from the  $\text{HfO}_2$  (2 nm)/InP interface was not observed from the  $\text{HfO}_2$  (> 6 nm)/InP interface, attributed to the in-situ self-cleaning effect [37]. Chang et al. deposited  $\sim 7.4$  nm

**Fig. 2** **a** Current density–voltage ( $J$ – $V$ ) curves for each sample, **b** plots of barrier height versus ideality factor, and **c** interface state density obtained from forward current–voltage ( $I$ – $V$ ) characteristics



thick  $\text{HfO}_2$  film by ALD on native oxide covered InGaAs and observed the removal of oxide layer [38]. Hou et al. deposited  $\sim 9$  nm thick  $\text{Al}_2\text{O}_3$  by ALD on native oxide ( $\sim 2.8$  nm) covered InSb and observed a similar in-situ cleaning of native oxide [39]. Based on these works, we speculate that the in-situ self-cleaning becomes more effective for thicker IL. For this reason, lower interface state density might be obtained for 10 nm thick ZnO. In addition, the lower interface state density is observed for the samples with a ZnO IL compared to the sample without ZnO IL. This indicates that surface passivation due to ZnO IL occurred at ZnO/InP interface.

Figures 3a and b show the typical  $J$ – $V$  curves measured at various temperatures. The linear portion in the forward  $J$ – $V$  curves becomes narrower with increasing the temperature. As the linear range of the forward  $J$ – $V$  plots is reduced, the accuracy of the obtained barrier height and ideality factor is poorer. Hence, we did not use the TE model expressed by Eq. (3). Instead, Cheung and Cheung model was employed to calculate both the barrier height and the ideality factor. In this model [40], the barrier height



and the ideality factor can be obtained using the following equations

$$dV/d(\ln I) = nkT/q + IR_s \quad (5)$$

$$H(I) = V - (nkT/q) \ln(I/AA^*T^2) \quad (6)$$

where  $H(I) = n\phi_B + IR_s$ . Figure 4a shows  $dV/d(\ln I)$  and  $H(I)$  plots as a function of current ( $I$ ) at 300 K and the similar procedure was applied to other temperatures. The obtained barrier heights and the ideality factors are shown in Fig. 4b. Note that the ideality factor lower than unity was obtained above 375 K and thus, the data above 375 K were not included. Lower ideality factor and higher barrier height were observed for 10 nm thick ZnO. Here, we applied Eqs. (5) and (6) to the room temperature  $I$ – $V$  data whose electrical parameters from Eq. (3) are shown in Fig. 2b. The barrier heights were calculated to be  $0.45 (\pm 0.02)$  and  $0.48 (\pm 0.03)$  eV for 5 and 10 nm thick ZnO, respectively. The ideality factors were found to be  $2.10 (\pm 0.84)$  and  $1.64 (\pm 0.76)$ , respectively, for 5 and 10 nm thick ZnO. The obtained ideality factors are a little lower than those values in Fig. 2b. But still the values are higher than unity.

**Fig. 3** Temperature dependent current density–voltage ( $J$ – $V$ ) characteristics for **a** 5 nm and **b** 10 nm thick ZnO



**Fig. 4** **a**  $dV/d(\ln I)$  and  $H(I)$  as a function of current ( $I$ ) at 300 K and **b** the extracted ideality factors and barrier heights using Cheung and Cheung method

Such high ideality factor implies again the involvement of other current transport mechanisms such as thermionic field emission (TFE) or field emission (FE) than pure TE model.

Instead of TE model, we applied TFE model to analyze the reverse  $J$ – $V$  characteristics, which is given by [41]

$$J_R^{\text{TFE}} = \frac{A^{**}T}{k} \sqrt{\pi E_{00}q} \left[ V + \frac{\phi_B}{\cosh^2(E_{00}/kT)} \right] \times \exp\left(-\frac{q\phi_B}{E_0}\right) \exp\left(-\frac{qV}{\varepsilon'}\right) \quad (7)$$


$$\varepsilon' = \frac{E_{00}}{E_{00}/kT - \tanh(E_{00}/kT)}, \quad E_0 = E_{00} \coth(E_{00}/kT) \quad (8)$$

where  $E_{00} = q\hbar/2(N_D/m_e\varepsilon_s)^{1/2}$  is the energy parameter. Here,  $E_{00}$  and  $\phi_B$  were used as fitting parameters. Figures 5a and b show the comparison between experimental and fitting data. The obtained barrier heights shown in Fig. 6a exhibit almost constant values. These values are closer to the barrier heights from C–V method than those from  $I$ – $V$  method. Using the  $E_{00}$  values obtained, the  $N_D$  values were calculated to be  $4.15 \times 10^{16}$  and  $2.17 \times 10^{16} \text{ cm}^{-3}$  for 5 and 10 nm thick ZnO, respectively. For 10 nm thick ZnO, the  $N_D$  value is similar to that from C–V method. In contrast, the  $N_D$  value for 5 nm thick ZnO is higher than that from C–V method. Such discrepancy for 5 nm thick ZnO indicates that interface states might contribute to the current conduction by TFE model. This result is also consistent with the higher interface state density for 5 nm thick ZnO shown in Figs. 1b and 2c.


Using the  $E_{00}$  values obtained, we applied TFE model to the forward  $J$ – $V$  characteristics, using the following equation [41, 42]



**Fig. 5** Fitting results of the reverse bias current–voltage ( $I$ – $V$ ) data (**a** and **b**) and forward bias  $I$ – $V$  data (**c** and **d**) according to thermionic field emission (TFE) model. The lines represent theoretical current components for each temperature



**Fig. 6** **a** Barrier heights extracted from thermionic field emission (TFE) model and **b** plots of  $E_{00}/kT$  versus temperature




$$J_F^{\text{TFE}} = \frac{A^{**}T\sqrt{\pi E_{00}q(\phi_B - V - V_n)}}{k \cosh(E_{00}/kT)} \exp \left[ -\frac{qV_n}{kT} - \frac{q(\phi_B - V_n)}{E_{00} \coth(E_{00}/kT)} \right] \quad (9)$$

Figures 5c and d show the experimental and fitting data and the barrier heights obtained are shown in Fig. 6a. Below 350 K, these values are similar to those from reverse  $J$ - $V$  characteristics by TFE. Above 350 K, the barrier height increased with the temperature. Based on the TFE theory, Hudait and Krupanidhi found in n-GaAs Schottky diodes that the increase of barrier height with the temperature is higher when the carrier concentration is higher [43]. More rapid increase for 5 nm thick ZnO, thus, indicates again higher  $N_D$  value due to the involvement of interface states in the current conduction. Figure 6b also shows that  $E_{00}/kT$  is not much lower than unity, implying that the TFE model is more appropriate to explain the current transport [44]. Considering the barrier lowering in TFE model, given by [43, 45]

$$\Delta\phi^{\text{TFE}} = \left( \frac{3}{2} \right)^{2/3} E_{00}^{2/3} V_{bi}^{1/3} \quad (10)$$

The barrier heights at 300 K were determined to be 0.55 and 0.57 eV, respectively, for 5 and 10 nm thick ZnO. These values are quite similar to the barrier heights from C- $V$  method. Lin et al. found in Ni/n-GaN Schottky diodes with a thin native oxide layer that the barrier height from TFE model is similar to that from C- $V$  method [46]. Reddy et al. also observed the similar behavior in Au/Ni/n-GaN Schottky diodes [47]. These works indicate that the tunneling current contributed to the total current conduction and the reduced barrier height and the increased ideality factor were obtained by TE model. The barrier height from C- $V$  method is measured under zero electric field (i.e., flat-band condition), approaching to the real barrier height. The similar values for barrier heights from TFE and C- $V$  methods, thus, implies that the current conduction in the Pt/ZnO/InP Schottky contacts is governed by TFE model.

Hu et al. demonstrated that bulk and interface fixed oxide charges contribute to the barrier height reduction in Al/Al<sub>2</sub>O<sub>3</sub>/n-GaAs heterojunctions [48]. To explore any effect of fixed oxide charges on the barrier reduction in Pt/ZnO/n-InP structure, we performed C- $V$  hysteresis measurements and the




**Fig. 7** Plots of capacitance–voltage (C- $V$ ) hysteresis measured at 1 MHz

relevant plots are shown in Fig. 7. For both thicknesses, flat-band voltage ( $V_{FB}$ ) shift is hardly observed and  $V_{FB}$  values are very similar. This indicates that the density of fixed oxide charges is very low and the contribution to the barrier reduction is insignificant. According to the oxygen areal density ( $\sigma$ ) model [49], oxygen atoms move from higher  $\sigma$  side ( $\sigma_H$ ) to lower  $\sigma$  side ( $\sigma_L$ ) at the interface and thus, forming interfacial dipole ( $\sigma_L \rightarrow \sigma_H$ ). Kim et al. compared the  $\sigma$  values of ZnO (0.168 cm<sup>-2</sup>) and TiO<sub>2</sub> (0.208 cm<sup>-2</sup>) to the  $\sigma$  value at GaAs side due to native oxide (0.1775 cm<sup>-2</sup>) by averaging the  $\sigma$  values of Ga<sub>2</sub>O<sub>3</sub> and As<sub>2</sub>O<sub>3</sub> (0.207 and 0.148 cm<sup>-2</sup>, respectively) [50]. Further, they argued in ZnO/TiO<sub>2</sub>/GaAs interface that the interfacial dipole at TiO<sub>2</sub>/GaAs interface ( $\sigma$  [TiO<sub>2</sub>] >  $\sigma$  [GaAs]) directing to TiO<sub>2</sub> would increase the barrier and the interfacial dipole at ZnO/TiO<sub>2</sub> interface ( $\sigma$  [ZnO] <  $\sigma$  [TiO<sub>2</sub>]) directing to TiO<sub>2</sub> would reduce the barrier. Assuming that the native oxides of InP are In<sub>2</sub>O<sub>3</sub> and InPO<sub>4</sub> ( $\sigma$  values: 0.182 and 0.206 cm<sup>-2</sup>, respectively), the average  $\sigma$  value at InP side becomes 0.194 cm<sup>-2</sup>. Then, the relation of  $\sigma$  [ZnO] <  $\sigma$  [In<sub>2</sub>O<sub>3</sub>] holds at ZnO/InP interface, leading to the formation of interfacial dipole directing to InP side. This would reduce the barrier of Pt/n-InP contact.

In metal/IL/semiconductor structure, interfacial dipole can be present at metal/IL and IL/semiconductor interfaces [51]. According to the  $\sigma$  value difference as stated before, energy barrier can be reduced or enhanced according to the direction of interfacial dipole at the MS interface. Jang et al. could achieve low contact resistance MoS<sub>2</sub> transistor using a ZnO IL [52]. They attributed this to the following

**Fig. 8** Schematic band diagrams under **a** reverse bias and **b** forward bias conditions



mechanisms: (i) FL depinning at ZnO/MoS<sub>2</sub> interface due to the surface passivation and (ii) FL shifting of the contact metal due to the interfacial dipole at metal/ZnO interface, leading to additional barrier modulation. As shown in Fig. 2c, we observed lower interface state density with a ZnO IL. Hence, FL depinning might occur at ZnO/InP interface due to surface passivation. In any case (surface passivation or  $\sigma$  value difference), the barrier reduction would be possible at ZnO/n-InP interface.

Based on the results so far, we drew schematic band diagrams for Pt/ZnO/InP Schottky contacts as shown in Fig. 8. Using the electron affinities of InP (4.38 eV [53] and ZnO (4.35 eV) [54]), the conduction band offset ( $\Delta E_C$ ) was calculated as 0.03 eV. The barrier height ( $\phi_B^0$ ) may correspond to the  $\phi_B^{C-V}$  or  $\phi_B^{TFE}$ .  $\Delta\phi_B$  is the sum of the energy barrier across the ZnO layer and  $\Delta E_C$ . Under reverse bias condition, the current may flow mainly (1) across the depletion region. Under forward bias condition, electrons may travel (2) across the depletion region below 350 K. At high temperatures (above 350 K), more electrons gain sufficient energy to surmount higher barrier. Hence,  $\phi_B^{TFE}$  in this region increases with the temperature. Most of all, the interface states for 5 nm thick ZnO might contribute to the total current more significantly.

It has been reported that the carrier concentration of ALD grown ZnO film can increase from  $\sim 10^{17}$  up to  $10^{20} \text{ cm}^{-3}$  by increasing the ALD growth temperature [1, 10, 55, 56]. To explain the abnormally large reverse leakage current in GaN Schottky diodes, Hashizume et al. suggested that a thin surface barrier (TSB) formed by surface defects in the surface layer can induce significant tunneling leakage current [57]. Lingaparthi et al. also employed such TSB model to explain the reverse leakage current in Ga<sub>2</sub>O<sub>3</sub>-based Schottky diode [58]. By varying the ALD growth conditions, we can modify the carrier concentration

of ZnO layer and the thin ZnO layer can act as a TSB. In that case, the TFE model combined with a TSB would be useful to analyze the current conduction. In this respect, this work will provide some guidance to understand the current transport mechanism in the Schottky diode with a ZnO IL.

## 4 Conclusion

As a modification method for interface characteristics in Pt/n-InP Schottky contacts, we employed atomic layer deposited ZnO interlayer (IL) (5 and 10 nm) and investigated its electrical properties. It was shown that the barrier heights from C-V method were higher than those from I-V method. The interface state density for 5 nm thick ZnO was calculated to be higher than those for 10 nm thick ZnO. High ideality factor than unity was obtained with a ZnO IL, indicating other current transport mechanism than pure TE model. The barrier heights using TFE theory became closer to those from C-V method, implying that TFE is a dominant current transport mechanism in the Pt/ZnO/n-InP contact. The analysis by TFE model showed that the interface states for 5 nm thick ZnO contributed to the total current with a higher level.

## Acknowledgements

This study was supported by the Advanced Research Project funded by SeoulTech (Seoul National University of Science and Technology).

## References

1. D. Kim, H. Kang, J. Kim, H. Kim, The properties of plasma-enhanced atomic layer deposition (ALD) ZnO thin films and



- comparison with thermal ALD. *Appl. Surf. Sci.* **257**, 3776 (2011)
2. Z. Baji, Z. Lábadi, Z. Horváth, G. Molnár, J. Volk, I. Bársony, P. Barna, Nucleation and growth modes of ALD ZnO. *Cryst. Growth Des.* **12**, 5615 (2012)
  3. Y. Min, C. An, S. Kim, J. Song, C. Hwang, Growth and characterization of conducting ZnO thin films by atomic layer deposition. *Bull. Korean Chem. Soc.* **31**, 2503 (2010)
  4. T. Tynell, M. Karppinen, Atomic layer deposition of ZnO: a review. *Semicond. Sci. Technol.* **29**, 043001 (2014)
  5. E. Guziejewicz, M. Godlewski, L. Wachnicki, T. Krajewski, G. Luka, S. Gieraltowska, R. Jakiela, A. Stonert, W. Lisowski, M. Krawczyk, J. Sobczak, A. Jablonski, ALD grown zinc oxide with controllable electrical properties. *Semicond. Sci. Technol.* **27**, 074011 (2012)
  6. S. Lim, J. Kim, D. Kim, S. Kwon, J. Park, H. Kim, Atomic layer deposition ZnO: N thin film transistor: the effects of N concentration on the device properties. *J. Electrochem. Soc.* **157**, H214 (2010)
  7. K. Kim, D. Lim, J. Hu, J. Kwon, M. Jeong, H. Seo, J. Lee, K. Jang, J. Lim, K. Lee, Y. Jeong, Y. Kim, S. Cho, Surface modification of a ZnO electron-collecting layer using atomic layer deposition to fabricate high-performing inverted organic photovoltaics. *ACS Appl. Mater. Interfaces* **5**, 8718 (2013)
  8. D. Lee, H. Kim, J. Kwon, H. Choi, S. Kim, K. Kim, Structural and electrical properties of atomic layer deposited Al-doped ZnO films. *Adv. Funct. Mater.* **21**, 448 (2011)
  9. M. Jedrzejewska-Szczerska, P. Wierzbą, A. Chaaya, M. Bechelany, P. Miele, R. Viter, A. Mazikowski, K. Karpienko, M. Wróbel, ALD thin ZnO layer as an active medium in a fiber-optic Fabry-Perot interferometer. *Sens. Act. A: Phys.* **221**, 88 (2015)
  10. E. Guziejewicz, I. Kowalik, M. Godlewski, K. Kopalko, V. Osinniy, A. Wójcik, S. Yatsunenko, E. Łusakowska, W. Paszkowicz, M. Guziejewicz, Extremely low temperature growth of ZnO by atomic layer deposition. *J. Appl. Phys.* **103**, 033515 (2008)
  11. S. George, Atomic layer deposition: an overview. *Chem. Rev.* **110**, 111 (2010)
  12. A. Mauro, M. Cantarella, G. Nicotra, V. Privitera, G. Impellizzeri, Low temperature atomic layer deposition of ZnO: applications in photocatalysis. *Appl. Catal. B Environ.* **196**, 68 (2016)
  13. H. Frankenstein, C. Leng, M. Losego, G. Frey, Atomic layer deposition of ZnO electron transporting layers directly onto the active layer of organic solar cells. *Org. Electron.* **64**, 37 (2019)
  14. D. Mourey, D. Zhao, J. Sun, T. Jackson, Fast PEALD ZnO thin-film transistor circuits. *IEEE Trans. Electron Dev.* **57**, 530 (2010)
  15. S. Kim, K. Han, E. Park, S. Kim, H. Yu, Ultralow Schottky barrier height achieved by using molybdenum disulfide/di-electric stack for source/drain contact. *ACS Appl. Mater. Interfaces* **11**, 34084 (2019)
  16. H. Kim, M. Jung, S. Choi, B. Choi, Atomic layer deposition of ZnO for modulation of electrical properties in n-GaN Schottky contacts. *J. Electron. Mater.* **50**, 1955 (2021)
  17. J. Robertson, B. Falabretti, Band offsets of high gate oxides on III-V semiconductors. *J. Appl. Phys.* **100**, 014111 (2006)
  18. W. Mönch, On the band-structure lineup at Schottky contacts and semiconductor heterostructures. *Mater. Sci. Semicond. Process.* **28**, 2 (2014)
  19. A. Agrawal, J. Lin, M. Barth, R. White, B. Zheng, S. Chopra, S. Gupta, K. Wang, J. Gelatos, S. Mohny, S. Datta, Fermi level depinning and contact resistivity reduction using a reduced titania interlayer in n-silicon metal-insulator-semiconductor ohmic contacts. *Appl. Phys. Lett.* **104**, 112101 (2014)
  20. S. Kim, G. Kim, J. Kim, J. Park, C. Shin, C. Choi, H. Yu, Fermi-level unpinning using a Ge-passivated metal–interlayer–semiconductor structure for non-alloyed ohmic contact of high-electron-mobility transistors. *IEEE Electron. Dev. Lett.* **36**, 884 (2015)
  21. K. Chen, S. Huang, AlN passivation by plasma-enhanced atomic layer deposition for GaN-based power switches and power amplifiers. *Semicond. Sci. Technol.* **28**, 074015 (2013)
  22. M. Akazawa, T. Hasezaki, Effect of insertion of ultrathin Al<sub>2</sub>O<sub>3</sub> interlayer at metal/GaN interfaces. *Phys. Status Solidi B* **255**, 1700382 (2018)
  23. Y. Byun, S. Choi, Y. An, P. McIntyre, H. Kim, Tailoring the interface quality between HfO<sub>2</sub> and GaAs via in situ ZnO passivation using atomic layer deposition. *ACS Appl. Mater. Interfaces* **6**, 10482 (2014)
  24. S. Kim, S. Joo, H. Jin, W. Kim, T. Park, Ultrathin ZnS and ZnO interfacial passivation layers for atomic-layer-deposited HfO<sub>2</sub> films on InP substrates. *ACS Appl. Mater. Interfaces* **8**, 20880 (2016)
  25. H. Algadi, C. Mahata, S. Kim, G. Dalapati, Improvement of photoresponse properties of self-powered ITO/InP Schottky junction photodetector by interfacial ZnO passivation. *J. Electron. Mater.* **50**, 1800 (2021)
  26. R. Crisp, F. Hashemi, J. Alkemade, N. Kirkwood, G. Grimaldi, S. Kinge, L. Siebbeles, J. Ommen, A. Houtepen, Atomic layer deposition of ZnO on InP quantum dot films for charge separation, stabilization, and solar cell formation. *Adv. Mater. Interfaces* **7**, 1901600 (2020)
  27. L. Zhu, J. Yang, K. Yuan, H. Chen, T. Wang, H. Ma, W. Huang, H. Lu, D. Zhang, Enhanced piezoelectric performance of the ZnO/AlN stacked nanofilm nanogenerator grown by atomic layer deposition. *APL Mater.* **6**, 121109 (2018)

28. Y. Lee, W. Anderson, Processing-induced conduction mechanisms in metal-insulator-semiconductor diodes on n-InP. *J. Electron. Mater.* **19**, 591 (1990)
29. F. Çatır, M. Sağlam, Annealing effect on I-V and C-V characteristics of Al/n-InP Schottky diodes at low temperatures. *Mater. Today Proc.* (2021). <https://doi.org/10.1016/j.matpr.2021.03.275>
30. S. Sze, *Physics of Semiconductor Devices* (Wiley, New York, 1981)
31. G. Ersöz, I. Yücedağ, Y. Azizian-Kalandaragh, I. Orak, S. Altındal, Investigation of electrical characteristics in Al/CdS-PVA/p-Si (MPS) structures using impedance spectroscopy method. *IEEE Trans. Electron. Dev.* **63**, 2948 (2016)
32. A. Kumar, K. Sharma, S. Chand, A. Kumar, Investigation of barrier inhomogeneities in I-V and C-V characteristics of Ni/n-TiO<sub>2</sub>/p-Si/Al heterostructure in wide temperature range. *Superlattices Microstruct.* **122**, 304 (2018)
33. J. Chen, J. Lv, Q. Wang, Electronic properties of Al/MoO<sub>3</sub>/p-InP enhanced Schottky barrier contacts. *Thin Solid Films* **616**, 145 (2016)
34. Ş Karataş, Ş Altındal, M. Çakar, Current transport in Zn/p-Si(100) Schottky barrier diodes at high temperatures. *Phys. B* **357**, 386 (2005)
35. D. Bose, J. Roy, S. Basu, Improved Schottky barrier on n-InP by surface modification. *Mater. Lett.* **2**, 455 (1984)
36. H. Card, E. Rhoderick, Studies of tunnel MOS diodes I. Interface effects in silicon Schottky diodes. *J. Phys. D Appl. Phys.* **4**, 1589 (1971)
37. Y. Kang, C. Kim, M. Cho, K. Chung, C. An, H. Kim, H. Lee, C. Kim, T. Lee, Thickness dependence on crystalline structure and interfacial reactions in HfO<sub>2</sub> films on InP (001) grown by atomic layer deposition. *Appl. Phys. Lett.* **97**, 172108 (2010)
38. C. Chang, Y. Chiou, Y. Chang, K. Lee, T. Lin, T. Wu, M. Hong, J. Kwo, Interfacial self-cleaning in atomic layer deposition of HfO<sub>2</sub> gate dielectric on In<sub>0.15</sub>Ga<sub>0.85</sub>As. *Appl. Phys. Lett.* **89**, 242911 (2006)
39. C. Hou, M. Chen, C. Chang, T. Wu, C. Chiang, Interfacial cleaning effects in passivating InSb with Al<sub>2</sub>O<sub>3</sub> by atomic layer deposition. *Electrochem. Solid-State Lett.* **11**, D60 (2008)
40. S. Cheung, N. Cheung, Extraction of Schottky diode parameters from forward current-voltage characteristics. *Appl. Phys. Lett.* **49**, 85 (1986)
41. F. Padovani, R. Stratton, Field and thermionic-field emission in Schottky barriers. *Solid State Electron.* **9**, 695 (1966)
42. L. Chen, N. Jin, D. Yan, Y. Cao, L. Zhao, H. Liang, B. Liu, E. Zhang, X. Gu, R. Schrimpf, D. Fleetwood, H. Lu, Charge transport in vertical GaN Schottky barrier diodes: A refined physical model for conductive dislocations. *IEEE Trans. Electron Dev.* **67**, 841 (2020)
43. M. Hudait, S. Krupanidhi, Doping dependence of the barrier height and ideality factor of Au/n-GaAs Schottky diodes at low temperatures. *Phys. B* **307**, 125 (2001)
44. A. Yu, Electron tunneling and contact resistance of metal-silicon contact barriers. *Solid State Electron.* **13**, 239 (1970)
45. E. Rhoderick, R. Williams, *Metal-Semiconductor Contacts* (Clarendon, Oxford, 1988)
46. Y. Lin, W. Lin, C. Lee, H. Chang, Electronic transport and Schottky barrier heights of Ni/Au contacts on n-type GaN surface with and without a thin native oxide layer. *Jpn. J. Appl. Phys.* **45**, 2505 (2006)
47. M. Reddy, A. Kumar, V. Reddy, Electrical transport characteristics of Ni/Pd/n-GaN Schottky barrier diodes as a function of temperature. *Thin Solid Films* **519**, 3844 (2011)
48. J. Hu, A. Nainani, Y. Sun, K.C. Saraswat, H. Wong, Impact of fixed charge on metal-insulator-semiconductor barrier height reduction. *Appl. Phys. Lett.* **99**, 252104 (2011)
49. K. Kita, A. Toriumi, Origin of electric dipoles formed at high-*k*/SiO<sub>2</sub> interface. *Appl. Phys. Lett.* **94**, 132902 (2009)
50. S. Kim, S. Kim, G. Kim, C. Choi, R. Choi, H. Yu, The Effect of interfacial dipoles on the metal-double interlayers-semiconductor structure and their application in contact resistivity reduction. *ACS Appl. Mater. Interfaces* **8**, 35614 (2016)
51. G. Kim, T. Lee, B. Cho, H. Yu, Schottky barrier height modulation of metal-interlayer-semiconductor structure depending on contact surface orientation for multi-gate transistors. *Appl. Phys. Lett.* **114**, 012102 (2019)
52. J. Jang, Y. Kim, S. Chee, H. Kim, D. Whang, G. Kim, S. Yun, Clean interface contact using a ZnO interlayer for low-contact-resistance MoS<sub>2</sub> transistors. *ACS Appl. Mater. Interfaces* **12**, 5031 (2020)
53. K. Yang, J. Cowles, J. East, G. Haddad, Theoretical and experimental DC characterization of InGaAs-based abrupt emitter HBT's. *IEEE Trans. Electron Dev.* **42**, 1047 (1995)
54. A. Agrawal, N. Shukla, K. Ahmed, S. Datta, A unified model for insulator selection to form ultra-low resistivity metal-insulator-semiconductor contacts to n-Si, n-Ge, and n-InGaAs. *Appl. Phys. Lett.* **101**, 042108 (2012)
55. T. Krajewski, E. Guziewicz, M. Godlewski, L. Wachnicki, I. Kowalik, A. Wojcik-Glodowska, M. Lukasiewicz, K. Kopalko, V. Osinniy, M. Guziewicz, *Microelectron. J.* **40**, 293 (2009)
56. S. Jeon, S. Bang, S. Lee, S. Kwon, W. Jeong, H. Jeon, H. Chang, H. Park, Structural and electrical properties of ZnO thin films deposited by atomic layer deposition at low temperatures. *J. Electrochem. Soc.* **155**, H738 (2008)
57. T. Hashizume, J. Kotani, H. Hasegawa, Leakage mechanism in GaN and AlGaN Schottky interfaces. *Appl. Phys. Lett.* **84**, 4884 (2004)

58. R. Lingaparthi, K. Sasaki, Q. Thieu, A. Takatsuka, F. Otsuka, S. Yamakoshi, A. Kuramata, Surface related tunneling leakage in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> (001) vertical Schottky barrier diodes. Appl. Phys. Exp. **12**, 074008 (2019)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.