A new approach to the extraction of single exponential diode model parameters

Adelmo Ortiz-Conde and Francisco J. García-Sánchez

Solid State Electronics Laboratory, Simón Bolívar University, Caracas 1080A, Venezuela. Email: {ortizc, fgarcia}@usb.ve

Abstract: A new method is presented for the extraction of the parameters of a single exponential diode model with series resistance from the measured forward *I-V* characteristics. The extraction is performed using auxiliary functions based on the integration of the data which allow to isolate the effects of each of the model parameters. Measured and simulated data are used to verify the applicability of the proposed method.

Keywords: diode model, single-exponential, parasitic series resistance, function *D*, function *G*.

1. INTRODUCTION

Parameter extraction in diode and solar cells has been an active research topic for many years [1-15]. Some methods are based on optimization of the measured current-voltage characteristics [2,5] while other methods have proposed new functions [1,3,12,16-22], which eliminate the effects of one parameter. Some of these functions [3,12, 16-22] are based on integration and as a means to reduce the extraction uncertainties arising from the probable presence of noise in the measured data. On the other hand, graphical methods have been used for the evaluation of series resistance in solar cells [23,24] as well as for the calculation of majority carrier density of semiconductors with multiple donors and acceptors [25,26].

In this article, we present a new method to evaluate the parameters of an idealized single-exponential diode with a parasitic series resistance. This method is based on functions which isolate the effects of each parameters. Physical insight about the validity of the model is also obtained by using the proposed determination of the parameters.

2. INTEGRATION OF THE MEASURED FORWARD BIAS DATA

Consider a single-exponential diode with a parasitic series resistance *R* whose *I-V* characteristics may be described by [1,12]:

$$I = I_0 \left[\exp\left(\frac{V - R\,I}{n\,v_{th}} \right) - 1 \right] \tag{1}$$

where V is the terminal voltage, I_0 is the reverse saturation current, n is the so-called diode quality factor, and v_{th} = $k_B T/q$ is the thermal voltage. The current can be explicitly solved from implicit equation (1) making use of the Lambert W function [6,15], while the terminal voltage can be explicitly solved using elementary functions [2,5,12]:

$$V = R\,I + n\,v_{th}\ln\left(1+\frac{I}{I_0}\right) \quad . \tag{2}$$

Following the pioneering idea of using numerical integration for parameter extraction [3], the drain current may be integrated by parts using the voltage expression in (2):

$$\int_0^V I\,dV = V\,I - \int_0^I V\,dI = \frac{R}{2}I^2 + n\,v_{th}\,I - I_0\,V \quad . \tag{3}$$

For values of forward current I>>I_0 the effect of I_0 on the integral is negligible, so that the last term of the RHS of (3) may be neglected. Thus, the integral of the forward current turns out to be approximately described by a simple second order polynomial on I whose coefficients are directly and independently determined by two of the diode's parameters: R and n [17,18]:

$$\int_0^V I\,dV \approx \frac{R_s}{2}I^2 + n\,v_{th}\,I \quad . \tag{4}$$

The two coefficients of this second order polynomial defined by the RHS of (4) may be adjusted by optimization to fit the numerical integral of the forward current data specified by the LHS of (4). Such optimization would directly extract the values of two of the diode's parameters: R and n.

On the other hand, it is also possible to remove the effect of the parasitic series resistance R using integration of the measured forward bias data. This may be easily done through the use of the "Integral Difference Function," which is defined as [19,20]:

$$D(V,I) \equiv \int_0^I V\,dI - \int_0^V I\,dV = IV - 2\int_0^V I\,dV \quad , \tag{5}$$

where D has units of "electric power." Applying function D to the case of a single-exponential diode model with series resistance and restricting the analysis to values of forward current I>>I_0, substitution of (2) into (5) yields [19,20]:

$$D = \left(I + 2I_0\right)n\,v_{th}\ln\left(I/I_0 + 1\right) - 2n\,v_{th}I \approx I\,n\,v_{th}\left[\ln\left(I/I_0\right) - 2\right] \quad , \tag{6}$$

which is an expression that contains two of the diode's parameters: I_0 and n, but does not contain R. Dividing (6) by the current yields another auxiliary function, called G:

$$G \equiv D/I \equiv V - \frac{2}{I}\int_0^V I\,dV \approx n\,v_{th}\left[\ln\left(I/I_0\right) - 2\right] \quad . \tag{7}$$

It is interesting to note that function G expressed by (7) is very similar to the expression for the voltage of an intrinsic diode (R=0) which according to (2) is: $n\,v_{th}\ln(I/I_o+1)$.

Kaminski et al [16] generalized this method in 1997 by allowing an arbitrary nonzero lower integration limit. In 2005 Tan et al [10] extended function G by including the presence of a parallel parasitic resistance.

3. Extraction Procedure

In the previous section we presented the expression for G that contains two of the diode's parameters, I_0 and n, but does not contain R. Next, we will define a new function, which we call ΔG, as a means to also remove the effect of I_o, leaving only one parameter to be determined, n. The function is defined as the difference:

$$\Delta G(V,I) \equiv G(V,I) - G(V_R, I_R) \tag{8}$$

where (V_R , I_R) is a reference point of the I-V characteristic to be selected. Then, since parameters I_0 and n of the model described by (1) are assumed to have constant values throughout the entire forward *I-V* characteristics, and because (7) is a logarithmic function, substitution of (7) into (8) yields:

$$\Delta G(V,I) = n\, v_{th} \ln\left(I/I_R\right) \quad . \tag{9}$$

In order to use this ΔG function to extract the diode's parameters, the procedure to follow is:

First: Function G is numerically calculated using the integration in (7).

Second, Function ΔG is evaluated for some selected value of I_R using (8).

Third, Parameter n is obtained from (9) as:

$$n = \frac{\Delta G(V,I)}{v_{th} \ln\left(I/I_R\right)} \quad , \tag{10}$$

and plotted as a function of the forward current.

Fourth, After having found the value of n , I_o is obtained using (7) as:

$$I_0 = \frac{I}{\exp\left(\dfrac{G}{n\, v_{th}} + 2\right)} \quad , \tag{11}$$

and plotted as a function of the current.

Fifth and last, Parameter R is evaluated with (2) using the already extracted values of n and I_o:

$$R = \frac{V}{I} - \frac{n\, v_{th}}{I} \ln\left(\frac{I}{I_0} + 1\right) \approx \frac{V}{I} - \frac{n\, v_{th}}{I} \ln\left(\frac{I}{I_0}\right) \quad , \tag{12}$$

and plotted as a function of the current.

It is important to check that the resulting curves of n, I_o and R as plotted versus I should approach constant values, indicating that the assumed model of a single-exponential diode with parasitic series resistance is an adequate description of the actual *I-V* characteristics of the measured real device within the range of interest.

3.1. Verification of the procedure using simulations

The top part of figure 1 shows a simulated diode's *I-V* haracteristics using equation (1), with a 10 mV step size, and the parameters previously reported in [5,12]: n = 1.05, and I_o = 0.58 nA and R = 33.4 Ω. Function G is calculated using the numerical integration of the simulated data as described by (7). We note that G is linearly propotional to the logarithm of the current as soon as few points are calculated in the numerical integration, that is, as soon as the forward current $I \gg I_0$. Then, function ΔG is numerically calculated using the definition in (8) and three selected values of I_R. The bottom part of figure 1 also presents functions ΔG. We note that function ΔG is function G shifted down by a constant value such that ΔG =0 for $I = I_R$. Therefore, we recommend that the selected values of I_R be far from the two extreme of the data values.



Fig. 1 Top: Simulated *I-V* characteristics of a silicon diode. Bottom: Functions *G* and *ΔG* as a function of the logarithm of the current calculated from the simulated *I-V* characteristics. Notice that the curves become straight lines as soon as $I>>I_0$.

The top part of Fig. 2 shows a plot of n as a function of the logarithm of the current, using (10), for the various selected values of I_R. We note that n tends to be a constant for large current which is almost independent of I_R. We think that the very weak dependence of n with respect to I_R is due to small errors of the numerical integration. We also observe in this figure peak values at $I = I_R$ due to a mathematical artifact when the numerator and the denominator of (10) tends to zero at $I = I_R$. Therefore, these values of n at $I = I_R$ must be ignored in the procedure.

The middle part of Fig. 2 shows a plot of I_O as a function of the logarithm of the current, using (11) and the estimated values of n, for the various selected values of I_R. We note that I_O tends to be a constant for large current which is almost independent of I_R.

The bottom part of Fig. 2 shows a plot of R as a function of the logarithm of the current, using (12) and the estimated values of n and I_O, for the various selected values of I_R. We note that R tends to be a constant for large current which is almost independent of I_R.



Fig. 2 Extracted parameters as a function of the logarithm of the current calculated from the previous simulated *I-V* characteristics.

3.2. Verification of the procedure using measurements

The top part of figure 3 presents measurements of a silicon diode from Motorola [5,12] using a 10 mV increment. The bottom part of this figure presents the corresponding functions G and ΔG. We note that the plot of G versus logarithm of I is not a straight line for either very small or very large current, which means that the assumed single-exponential diode model is not adequate at these extreme bias conditions. Therefore, we recommend that I_R be selected only where the model is valid; i.e., where function G is linearly proportional to the logarithm of the current.



Fig. 3 Top: Measured *I-V* characteristics of a silicon diode. Bottom: Functions *G* and *ΔG* as a function of the logarithm of the current calculated from the previous measured *I-V* characteristics.

The top part of Fig. 4 shows a plot of n as a function of the logarithm of the current, using (10), for I_R = 0.1μA. We note that n tends to be a constant for currents up to approximately 5 mA and for larger currents n increases. In this plot, we find n=1.03 for I=2.49 mA (which correspond to V=0.5 V) and n=1.04 for I=4.89 mA (which correspond to V=0.6 V). The increase of n for currents approaching 10 mA implies that the model is starting to be invalid probably because of high injection.

The middle part of Fig. 4 shows a plot of I_O as a function of the logarithm of the current, using (11) for the two previous estimated values of n (1.03 and 1.04). From this plot, we estimate that I_O is 0.54 nA or 0.58 nA.

The bottom part of Fig. 4 shows a plot of R as a function of the logarithm of the current, using (12) for the estimated values of n and I_O. From this plot, we estimate that R is 34 Ω or 37 Ω. We note that the extraction of R for low current is meaningless because the effect of R is only noticeable at high current.



Fig. 4 Extracted parameters as a function of the logarithm of the current calculated from the previous measured *I-V* characteristics.

Figure 5 presents the previous measurements of a silicon diode and simulations using the parameters extracted by lateral optimization [2,5,12] and by the present method. We note that the extracted values with the present method are very close to those previously obtained by lateral optimization [5,12].

Figure 6 presents the lateral errrors of the previous simulations. We note that the three different simulations yields to comparable errors.



Fig. 5 Measured *I-V* characteristics of a silicon diode and its simulation using the parameter values extracted by lateral optimization and by the present method. We note that the extracted values with the present method are very close to those previously obtained by lateral optimization [5,12].



Fig. 6 Corresponding lateral errror of the simulations presented in the previous figure. The three different simulations yields to comparable errors.

4. Conclusions

A novel simple procedure has been proposed to extract the model parameter values of a single-exponential diode with series resistance. The procedure is based on using functions that isolate the effects of each of the parameters. The validity of the proposed procedure was confirmed by parameter extraction from experimental and simulated *I–V* characteristics of diodes. Analogous procedures could be attempted to extract the parameters of other semiconductor devices.

References

[1] H. Norde, A modified forward I-V plot for Schottky diodes with high series resistance. Journal of Applied Physics 1979; 50(7): 5052-5053. http://dx.doi.org/10.1063/1.325607

[2] R.J. Bennett, Interpretation of forward bias behavior of schottky barriers. IEEE Transactions on Electron Devices 1987; ED-34(4): 935-937. http://dx.doi.org/10.1109/T-ED.1987.23020

[3] G. L. Araujo and E. Sanchez, New method for experimental determination of the series resistance of a solar cell. IEEE Transactions on Electron Devices 1982; ED-29(10): 1511-1513. http://dx.doi.org/10.1109/T-ED.1982.20906

[4] Z. Ouennoughi, M. Chegaar, Simpler method for extracting solar cell parameters using the conductance method, Solid-State Electronics 1999; 43(11): 1985-1988. http://dx.doi.org/10.1016/S0038-1101(99)00174-4

[5] A. Ortiz-Conde et al Direct extraction of semiconductor device parameters using lateral optimization method, Solid-State Electronics 1999; 43(4): 845-848. http://dx.doi.org/10.1016/S0038-1101(99)00044-1

[6] A. Ortiz-Conde, F.J. García Sánchez, J. Muci, Exact analytical solutions of the forward non-ideal diode equation with series and shunt parasitic resistances. Solid-State Electronics 2000; 44(10): 1861-1864. http://dx.doi.org/10.1016/S0038-1101(00)00132-5

[7] J.C. Ranuárez, A. Ortiz-Conde, F. J. García-Sánchez, A new method to extract diode parameters under the presence of parasitic series and shunt resistance. Microelectronics Reliability 2000; 40(2): 355-358. http://dx.doi.org/10.1016/S0026-2714(99)00232-2

[8] A. Jain, A. Kapoor, Exact analytical solutions of the parameters of real solar cells using Lambert W-function. Solar Energy Materials and Solar Cells 2004; 81(2): 269-277. http://dx.doi.org/10.1016/j.solmat.2003.11.018

[9] D.C. Lugo Muñoz, M. de Souza, M.A. Pavanello, D. Flandre. J. Muci, A. Ortiz-Conde, and F.J. García Sánchez, Parameter Extraction in Quadratic Exponential Junction Model with Series Resistance using Global Lateral Fitting. In Proceedings of the 25th Symposium on Microelectronics Technology and Devices (SBMicro) 2010. See also: Electrochemical Society Transactions, 31(1): 369-376. http://dx.doi.org/10.1149/1.3474181

[10] C.M. Tan, Z. Gan, W.F. Ho, S. Chen, R. Liu, Determination of the dice forward I-V characteristics of a power diode from a packaged device and its applications. Microelectronics Reliability 2005; 45 (1): 179-184. http://dx.doi.org/10.1016/j.microrel.2004.05.004

[11] C.W. Hansen, Estimation of parameters for single diode models using measured IV curves. In Proceedings of 39th IEEE Photovoltaic Specialists Conference 2013; 223-228. http://dx.doi.org/10.1109/PVSC.2013.6744135

[12] A. Ortiz-Conde, F.J. García-Sánchez, J. Muci, A. Sucre-González, A review of diode and solar cell equivalent circuit model lumped parameter extraction procedures. Facta universitatis-series: Electronics and Energetics 2014; 27(1): 57-102. http://dx.doi.org/10.2298/FUEE1401057O

[13] O.Y. Olikh, Review and test of methods for determination of the Schottky diode parameters. Journal of Applied Physics 2015; 118 (2): 024502,. http://dx.doi.org/10.1063/1.4926420

[14] M.B.H. Rhouma, A. Gastli, L.B. Brahim, F. Touati, M. Benammar, A simple method for extracting the parameters of the PV cell single-diode model. Renewable Energy 2017; 113: 885-894. http://dx.doi.org/10.1016/j.renene.2017.06.064

[15] T.C. Banwell and A. Jayakumar, Exact analytical solution for current flow through diode with series resistance. Electronics Letters 2000; 36(4): 291-292. http://dx.doi.org/10.1049/el:20000301

[16] A. Kaminski, J.J. Marchand, A. Fave, A. Laugier, New method of parameters extraction from dark I-V curve. In Proceedings of the Twenty-Sixth IEEE Photovoltaic Specialists Conf. 1997: 203-206. http://dx.doi.org/10.1109/PVSC.1997.654064

[17] A. Ortiz-Conde, F.J. García Sánchez, P.E. Schmidt, and R.J. Laurence, Jr., Extraction of diode parameters from the integration of the forward current. In Proceedings of the Second International Semiconductor Device Research Symposium 1993; 2: 531-534.

[18] A. Ortiz-Conde, F.J. García Sánchez, J.J. Liou, J. Andrian, R.J. Laurence, and P.E. Schmidt, A generalized model for a two-terminal device and its application to parameters extraction. Solid-State Electronics 1995; 38(1): 265-266. http://dx.doi.org/10.1016/0038-1101(94)00141-2

[19] F.J. García-Sánchez, A.Ortiz-Conde, G. De Mercato, J.J. Liou, L. Recht, Eliminating parasitic resistances in parameter extraction of semiconductor device models. In Proceedings of the 1st IEEE ICCDCS 1995; 298-302. http://dx.doi.org/10.1109/ICCDCS.1995.499164

[20] F.J. García Sánchez, A. Ortiz-Conde, and J.J. Liou, A parasitic series resistance-independent method for device-model parameter extraction. IEE Proc. Cir. Dev. and Sys. 1996; 43(1): 68-70. http://dx.doi.org/10.1049/ip-cds:19960159

[21] A. Ortiz-Conde and F. J. García Sánchez, Extraction of non-ideal junction model parameters from the explicit analytic solutions of its I–V characteristics. Solid-State Electronics 2005; 49(3): 465-472. http://dx.doi.org/10.1016/j.sse.2004.12.001

[22] A. Ortiz-Conde, F. J. García Sánchez , and J. Muci, New method to extract the model parameters of solar cells from the explicit analytic solutions of their illuminated I-V characteristics. Solar Energy Materials and Solar Cells 2006; 90(3): 352–361. http://dx.doi.org/10.1016/j.solmat.2005.04.023

[23] P.C. Mathur, R. Shrivastava, R.P. Sharma, P. Saxena, J.D. Arora, "Graphical method for the evaluation of series resistance in solar cells", International Journal of Electronics 1982; 52(6): 589-595. http://dx.doi.org/10.1080/00207218208901470

[24] M. Mahmoud, I. Nabhan, Analytical and graphical methods for determination of solar cell parameters and investigations of shadowing effect. International Journal of Solar Energy 1990; 9(3): 179-192. http://dx.doi.org/10.1080/01425919008941484

[25] H. Matsuura, A simple graphical method for determining densities and energy levels of donors and acceptors in semiconductor from temperature dependence of majority carrier concentration. Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers 1997; 36(6 A): 3541-3547.

[26] K.K. Chin, Approximate graphical method of solving Fermi level and majority carrier density of semiconductors with multiple donors and multiple acceptors. Journal of Semiconductors 2011; 32(6), 062001. http://dx.doi.org/10.1088/1674-4926/32/6/062001