

Understanding the trap-induced frequency dispersion in the C–V curve of AlGa_N/Ga_N hetero-structure

Priyanka Nautiyal^{1,*} , Peyush Pande², Virender Kundu¹, Vikas Joshi² 
and Mayank Chaturvedi³ 

¹ Department of Electronics Science, Kurukshetra University, Kurukshetra, India

² Department of Electronics and Communication, Graphic Era University, Dehradun, India

³ Queensland Micro- and Nanotechnology Centre, Griffith University, Brisbane, Australia

E-mail: priyankanautiyal2507@gmail.com

Received 4 March 2024

Accepted for publication 10 April 2024

Published 18 April 2024



Abstract

This article investigates the trapping mechanism in AlGa_N/Ga_N heterostructure. For our study, the traps within the AlGa_N layer are introduced at the interface and near the interface of AlGa_N/Ga_N, in the **SILVACO TCAD tool**. **Frequency-dependent capacitance-Voltage (CVF) curves are obtained to study the impact of traps on device performance**. From the CVF curve, it is found that the existence of interface traps introduces a shift in capacitance along the gate voltage axis. These traps introduce the threshold voltage (V_{TH}) shift. Furthermore, a detailed study of near-interface traps (NITs) is done based on tunneling mechanisms. For our investigation, the NITs are positioned at 0.5 nm, 1 nm, and 1.5 nm away from the AlGa_N/Ga_N interface. The response of the NITs reduces the capacitance value in the accumulation region. The response of the NITs is explained through the capacitance charge model and border trap model. For NITs placed 0.5 nm away from the interface, the frequency dispersion in the accumulation region becomes evident. On the contrary, the dispersion reduces significantly, as the NITs goes deeper upto 1.5 nm. The results indicate that the NITs nearer to the interface respond to high frequencies. Further, the temperature dependent capacitance–voltage analysis is done for both interface and NITs, to understand the effect of temperature on frequency dispersion.

Keywords: interface traps, near-interface traps, threshold voltage shift, AlGa_N/Ga_N hetero-structure

1. Introduction

In recent years, increasing global energy consumption and device miniaturization have expanded the deployment of wide band gap semiconductors (WBGs) in the power industry [1]. So far, silicon has been dominating the semiconductor industry since 1960 with the invention of Silicon (Si) MOSFET in BELL Labs. Thereafter, this technology has developed to the extent that it has reached its technological limits. To overcome

these limitations WBGs have emerged as a strong contender for Si. This is due to their superior material properties including high breakdown field, thermal conductivity, mobility, and saturation velocity [2]. Replacing Si with WBGs is the most promising approach to obtain enhanced power devices with low switching losses, small size, high switching frequency, operating temperature, power density, and breakdown voltage for next-generation power applications [3].

Among WBGs, especially GaN has gained a significant amount of importance, in the industry of power devices. The highest band gap, mobility, and the ability to form hetero-structures [4–6], among other WBGs, make GaN

* Author to whom any correspondence should be addressed.

a major competitor of Si-based technology. High electron mobility transistors (HEMTs) utilizing GaN material possess all the properties mentioned above. The presence of 2-dimensional electron gas (DEG) at the interface, as a result of piezoelectric and spontaneous polarization, creates a conductive channel without any doping. The absence of doping lowers the impurity scattering of the device, thereby increasing the electron mobility in GaN HEMTs. Thus, the unique properties of AlGaIn/GaN hetero-structure make them promising devices for high-power applications.

Despite having superior material properties and significant development in device processing techniques, still these devices suffer from long-lasting reliability and performance issues. Typically, these issues are associated with the existence of traps at different locations, which limits the market penetration of GaN technology. The inherent device structure, high temperature, and high voltage operation contribute to the generation of defects on the surface, in bulk, or at the interface of the GaN device [7, 8]. Further, various studies proved that the traps introduced during the fabrication and the growth process results in bulk and interface trapping [9–11]. In the literature, mostly the interface and near interface trap are analyzed for dielectric layer, on Si and SiC based devices [12, 13]. In this regard GaN devices are not much explored. Therefore, our study analyses the interface trap at the AlGaIn/GaN interface, and the NITs in AlGaIn layer because the AlGaIn layer act as a dielectric layer owing to its high band gap and high dielectric constant. The AlGaIn layer here is treated as an insulator like in MIS and MOS devices. Additionally the dislocation at the AlGaIn/GaN hetero-structure due to lattice mismatch and nitrogen deficiency in the AlGaIn layer [14, 15] creates interface and near-interface traps (NITs). Further, these traps become active when the gate voltage becomes greater than V_{TH} due to quantum confinement effect [16, 17]. Thus, degrading the device's reliability and performance by introducing threshold voltage (V_{TH}) instability and reduced channel density respectively [18–21]. Therefore, it is necessary to understand the trapping effect, for realizing a reliable GaN device. In this regard, many research groups have studied the trapping mechanisms and their impact on device reliability, performance, and stability [22–27]. However, the trapping-related issues are either reported for interface traps or bulk traps. For NITs, not much work has been reported so far in the literature for GaN devices.

For studying the trapping effect on device parameters generally, current-voltage (I - V) [22, 28] and capacitance-voltage (C - V) [29, 30] analysis is carried out. However, very few studies have explored the frequency and distance-dependent impact of NITs, through C - V analysis. Hence, it becomes extremely important to analyze the trap behavior through C - V characteristics. Mainly, the focus of the paper is to investigate the NITs as these traps become a dominant factor in degrading the device's performance. Moreover, to enhance our understanding, the traps which become active in the depletion region are differentiated from the traps which become active in the accumulation region.

In this article, a detailed simulation study is done to examine the trap behavior, through frequency-dependent C - V analysis in AlGaIn/GaN hetero-structure. Further, temperature dependent capacitance voltage (CVT) analysis is done for different temperature (25 °C, 50 °C and 100 °C), using 1 MHz measuring signal. The commercially available 2-dimensional TCAD tool, provided by SILVACO is used for device simulations. For investigating the NITs, the traps are placed at three different depths in the AlGaIn layer: (a) 0.5 nm (b) 1 nm, and (3) 1.5 nm away from AlGaIn/GaN interface. Multi-frequency C - V analysis is done, for the traps at the interface and the NITs placed at different depths, with frequencies between 10 kHz to 1 MHz.

2. Simulation setup

This section deals with the device dimension details and the physical model used to realize AlGaIn/GaN hetero-structure. Further, the capacitance calculation and trap-related parameters are discussed.

2.1. Device details and simulation models

To investigate the near-interface trapping effect, the device under consideration is a simple AlGaIn/GaN hetero-structure. It consists of ohmic gate contact, a 25 nm thick AlGaIn layer with 27% of Al content, a 2 μ m thick GaN layer with doping concentration of $1 \times 10^{13} \text{ cm}^{-3}$ and Sapphire substrate. The sheet concentration of piezoelectric charges that create 2DEG at the AlGaIn/GaN interface is $1.68 \times 10^{13} \text{ cm}^{-2}$. Channel width and length for the device is 95 μ m and 10 μ m, respectively. Figure 1 illustrates the schematics of the AlGaIn/GaN hetero-structure. The device dimensions used for simulations are in the range of a practical AlGaIn/GaN structure reported in [31].

Normally, the interface trap density is expressed as the trap states per unit area of the interface per unit energy ($\text{cm}^{-2} \text{ eV}^{-1}$) and the bulk/border trap density (NITs) is expressed as the trap states per unit volume per unit energy ($\text{cm}^{-3} \text{ eV}^{-1}$). The interface trap density mentioned in [31] is a volumetric trap density ($\text{cm}^{-3} \text{ eV}^{-1}$). Therefore, to distinctly demonstrate the influence of interface and NITs on C - V characteristics, we have excluded the consideration of volumetric interface trap density ($\text{cm}^{-3} \text{ eV}^{-1}$) for interface trap, as mentioned in [31]. Instead, we modeled equivalent interface trap density as a sheet of traps at AlGaIn/GaN interface ($\text{cm}^{-2} \text{ eV}^{-1}$).

Further, the sapphire substrate just provides the mechanical support and is electrically idle. It does not affect the device performance. In simulation self-heating effect is not considered, as the focus of the study is to analyze the trap behavior. Thus, a simplified model is employed to simulate a AlGaIn/GaN hetero structure, without considering the substrate. The models used for simulations are well calibrated with the experimental work [31]. The models are as follows: For the numerical simulation study, the Poisson equation, the continuity




Figure 1. The schematic structure of AlGaIn/GaN heterostructure on Sapphire substrate.

equation, and the transport equation are solved in SILVACO ATLAS. To evaluate the impact of a flow of electrons into and out of the traps, Shockley–Read–Hall (SRH) model [32, 33] is adopted.

Additionally, a built-in polarization model is used to evaluate the total polarization charges of 2-DEG present at the hetero-structure interface. For low-field mobility in GaN, the model given by Albrecht *et al* [34] is used for electrons and holes.

2.2. Capacitance calculation

The capacitance value varies as applied gate voltage (V_G) changes in AlGaIn/GaN hetero-structure. Based on V_G applied, the C – V behavior defines the regions of operations. These are the accumulation region, the depletion region, and the inversion region. Initially, for $V_G < V_{TH}$ in the C – V curve, the 2-DEG present at the interface is completely pinched off. With the rise in gate voltage, a rise in capacitance value is observed. The device starts conducting as V_G goes above V_{TH} . Thus, the rise in capacitance represents channel building and conduction in the device.

The following equation extracts the barrier capacitance $C_{AlGaIn}(Max)$, (F) in TCAD tool:

$$C_{AlGaIn}(Max), (F) = \frac{8.85 \times 10^{-12} \times A_{eff} \times \epsilon_{AlGaIn}}{t_{AlGaIn} \times 10^6} \quad (1)$$

where, ϵ_0 is the free space permittivity ϵ_{AlGaIn} is the relative permittivity of the $Al_{0.25}Ga_{0.75}N$ layer, A_{eff} is effective area of capacitance and, t_{AlGaIn} is the thickness of the AlGaIn layer. The constant (ϵ_0) is approximately equal to $8.854 \times 10^{-12} F m^{-1}$. The AlGaIn barrier capacitance (C_{AlGaIn}) can be calculated by using the ideal dielectric constant of the $Al_{0.25}Ga_{0.75}N$ ($\epsilon_{AlGaIn} = 8.81$) and AlGaIn thickness (t_{AlGaIn}) of 25 nm and effective area (A_{eff}) of $95 \times 10 \mu m^2$.

The estimated AlGaIn layer capacitance obtained for the device under consideration is 3.1187 pF. Figure 2 depicts




Figure 2. The simulated frequency-dependent C – V curve for no trap in AlGaIn/GaN heterostructure.

the simulated C – V curve for AlGaIn/GaN hetero-structure for different frequencies. As observed in figure 2, the capacitance value obtained in the accumulation region through simulations for different frequencies is almost equal to the calculated capacitance value. Further, as per equation (1), the AlGaIn barrier capacitance is proportional to the material properties and dimension of the AlGaIn layer. Thus, it can be inferred from equation (1) and figure 2, that there is no relation between capacitance and frequency. But when the traps are present in the AlGaIn layer (mentioned in section 3), the variation in capacitance value is observed with frequency. Hence, the capacitance dependency on frequency is discussed in the article.

2.3. Trap implementation

In AlGaIn/GaN hetero-junction, both AlGaIn and GaN possess different band gaps, due to which a discontinuity is observed in the energy band gap of the two materials. Therefore, the transport mechanism in hetero-junction is different from homo-junction, as the charge carrier needs to overcome the potential barrier. To overcome the barrier, tunneling becomes the main transport mechanism. Further, the increased band mismatching and presence of traps in semiconductors introduce an additional transport mechanism called, trap-assisted tunneling [35].

The presence of traps creates the discrete energy level which lies in the forbidden energy band gap of the semiconductor. Hence, the AlGaIn layer incorporating the traps, not only influences recombination statistics but also assists the electron transport through an energy barrier. To investigate the trapping mechanisms in AlGaIn/GaN hetero-structure the models related to traps are discussed here. The interface trap is modeled as a single discrete trap level within the GaN band gap. To activate the interface traps, the INTTRAP




Figure 3. (a) The schematic diagram of interface traps and near-interface traps in AlGaIn/GaN heterostructures. (b) Band diagram illustrating the simulated trap details close to the conduction band.

statement is used in SILVACO. The trap-assisted tunneling model is used, as the tunneling mechanism becomes dominant due to NITs. This model is based on trap-to-band phonon-assisted tunneling. Consequently, to enable the trap-assisted tunneling in SILVACO, TRAP.TUNNEL is specified in the model statement. In our models, only acceptor type of traps having a constant density, energy level, and uniform distribution are considered for both interface and NITs.

Study performed by Yang *et al* [36] observed the presence of electrically active traps in the bulk AlGaIn layer and at the AlGaIn/GaN interface positioned at an energy level of 0.5 eV below the conduction band minimum of AlGaIn. Thus, an acceptor trap at energy level of 0.5 eV is used in our simulations. The acceptor trap either becomes negatively charged when occupied by an electron or becomes neutral when unoccupied. These types of traps are normally positioned below the conduction band edge. NITs are taken into account, with reference to their distance from the AlGaIn/GaN interface. For our simulations, the traps (interface and NITs) are distributed uniformly at the interface and at different depths in AlGaIn layer, with details mentioned in figure 3.

The trap-related parameters used in simulations are mentioned in table 1. The NIT density considered for simulations is well comparable to the value 10^{18} – 10^{22} cm⁻³ eV⁻¹, observed in the literature [31, 37, 38]. Other trap parameters adopted, are according to the existing literature [39–41].

3. Results and discussion

3.1. Capacitance-voltage (*C–V*) characterization

This section investigates the behavior of interface and near-interface in the AlGaIn/GaN hetero-structure through *C–V* analysis. Frequency dependent capacitance voltage (CVF) analysis is done with measuring signal frequency in the range of 5 KHz–1 MHz. Temperature dependent capacitance voltage analysis (CVT) is done for temperature in the range of 25 °C–100 °C using 1 MHz measuring signal.

3.1.1. Interface traps. Figure 4 shows the capacitance simulations for AlGaIn/GaN hetero-structures, with interface traps and no traps. It is observed that the *C–V* curve shifts only along the gate voltage axis for interface traps. The *C–V* curve gets shifted, in accordance with the surface potential variation [42]. The surface potential value decides the amount of charge trapping at the interface.

3.1.1.1. CVF analysis. To investigate the effect of frequency on capacitance, multi-frequency *C–V* curves are obtained for four different frequencies: 5 KHz, 10 KHz, 100 KHz, and 1 MHz (see figure 4). The dispersion in the depletion region reveals the A.C. response of interface traps. Interface traps are mostly active in the depletion region, as they are present above the Fermi level. Thus, an exchange of charges takes place between active interface traps, and carriers present at the AlGaIn/GaN channel.



A similar hump, as obtained in figure 4, is observed in [43], suggesting the presence of oxygen-related interface traps in AlGaIn/GaN HEMT. In existing literature, traps are predominantly observed within the energy ranges of 0.43 eV to 0.50 eV [44–47] and 0.71 eV to 0.82 eV [48–52]. However, their precise origin remains unclear. A study [53] explores the source of these traps. It suggests that traps within the energy range of 0.43–0.50 eV are linked to oxygen-related defects and surface imperfections within the AlGaIn barrier layer. Conversely, traps in the energy range of 0.71–0.82 eV are primarily attributed to carbon (C), iron (Fe), surface-related defects, and dislocations within the GaN buffer layer.

The observed hump is due to the placement of traps at particular energy level of 0.5 eV. To observe this, the *C–V* curve (see figure 5) is obtained for interface traps placed at two distinct energy level.

The observation is specifically done at 5 KHz, where the maximum hump is seen. It is evident that the hump in the *C–V* curve, at an energy level of 0.5 eV, is attributed to the close proximity of the interface traps to the conduction band edge. Conversely, when these traps move away from the conduction band edge, the hump starts to reduce and at an energy level of 1.2 eV no such hump is observed. Therefore, the distinctive hump is a consequence of the specific energy level positioning of the interface traps. In our simulation, we have placed these traps at defined energy levels, leading to the observed hump. This is in contrast to experimental measurements, where the

Table 1. Trap parameters.

Trap type and location	Carrier capture cross-section (SIGN, SIGP)	Energy level (E.Level)	De-Genrarcy factor	Trap density (N_A)
Acceptor type near-interface traps (NITs) in the AlGa _N layer	$3.4 \times 10^{-15} \text{ cm}^2$	0.5 eV from AlGa _N CB	2	$1.5 \times 10^{21} \text{ cm}^{-3} \text{ eV}^{-1}$
Acceptor type trap at AlGa _N /Ga _N interface	$1 \times 10^{-15} \text{ cm}^2$	0.5 eV from Ga _N CB	1	$5 \times 10^{12} \text{ cm}^{-2} \text{ eV}^{-1}$

**Figure 4.** Frequency-dependent C - V characteristics of AlGa_N/Ga_N interface traps. Inset depicts the simulated capacitance-frequency curve for different V_G .**Figure 5.** C - V curve for interface traps placed at two distinct energy level.

exact location of the traps remains uncertain, as it relies on the quality of the material and the fabrication techniques utilized.

The interaction between the interface traps and the charge carriers introduces the dispersion in the C - V curve, as the response time (time constant, τ) of the interface trap is dependent on temperature, capture cross-section, thermal velocity, and surface Fermi level [54].

The equation is given by:

$$\tau = \frac{1}{v_{th} \sigma_n n_i} \exp\left(\frac{q(\varphi_B - \varphi_s)}{kT}\right) \quad (2)$$

here, σ_n , v_{th} , n_i , k , T , φ_B and φ_s represent the cross-section of traps, the average thermal velocity, intrinsic carrier concentration, Boltzmann constant, absolute temperature, the potential difference between the intrinsic Fermi level and Fermi level, and band bending, respectively. Further, the inset of figure 4 depicts the capacitance frequency curve for 5 kHz–1 MHz frequencies at $V_G = -2.4$ V and -3 V. As seen from the inset, a drastic reduction in capacitance value is observed for frequencies between 0–100 KHz thereafter, it becomes constant. This concludes that the interface traps respond to lower frequencies, and it reduces as the frequencies of the AC input signal increases.

Additionally, the shift in the C - V profile indicates that the interface traps contribute to the V_{TH} instability in AlGa_N/Ga_N structure. From C - V plot, the V_{TH} value of -5.22 V is obtained for AlGa_N/Ga_N hetero-structure without trap. It is the voltage where the capacitance value is 90% of the 2-DEG plateau capacitance [55].

The threshold voltage is extracted from C - V curve by drawing a tangent in the partial depletion region and extrapolating it towards V_{GS} (see figure 6) [56]. Figure 7 shows the variation in V_{TH} with varying frequencies. Thus, for realizing reliable and safe Ga_N devices it is important to understand the interface trap behavior. Contrary to the depletion region, the interface traps in the accumulation region do not contribute any change in the C - V curve. In the accumulation region, due to Fermi-level pinning, the interface traps mostly lie far beneath the Fermi-level, in the energy band gap. Hence, these traps do not give any response, when an A.C. input signal is applied.

3.1.1.2. CVT analysis. Figure 8 shows the temperature dependent C - V dispersion for interface traps. In CVT analysis, as the temperature rises, a shift in the pinch-off voltage




Figure 6. Threshold voltage (V) extraction from C - V curve, for interface trap simulated at 1 MHz frequency.




Figure 7. Threshold voltage shift with respect to change in frequency for interface trap.

towards negative value is observed. The dependency obtained is as observed in [30, 57].

3.1.2. Near- interface traps

3.1.2.1. CVF analysis. A frequency-dependent C - V plot for AlGaIn/GaN hetero-structure is shown in figures 9(a)–(c), for NITs positioned at 0.5 nm, 1 nm, and 1.5 nm respectively, away from the interface. Due to NITs, the frequency dispersion in the C - V curve is evident in the accumulation region. It is seen from figures 9(a) and (b), the NITs nearer to the interface respond significantly, as compared to the NITs placed deeper into the AlGaIn (see figure 9(c)). The response of the NITs determines the capacitance value in the accumulation region.

In this regard, the distributed border trap model proposed by Yuan *et al* [58, 59] analyzes the frequency-dependent C - V behavior. As per the model, the NITs placed in the AlGaIn




Figure 8. Temperature-dependent C - V characteristics of AlGaIn/GaN interface traps.

layer, capture and emit charge carriers from the mobile carrier present in the GaN conduction band through tunneling. Figure 9(d) shows the tunneling of charges between NITs and the carriers of the GaN channel. In the accumulation region, the pinning of the Fermi level at the bottom of the GaN conduction band eases the flow of electrons from GaN to the NITs in the AlGaIn layer via tunneling. The time constant (τ_{NITs} is the average time needed by an empty NIT to capture an electron) is exponentially proportional to the depth (b) of NITs from the AlGaIn/GaN interface. τ_{NITs} can be given as follow [58]:

$$\tau_{\text{NITs}} = \tau_0 e^{2kb} \quad (3)$$

where, τ_0 is the time constant of the trap at the same energy level, and k is the attenuation coefficient of the tunneling mechanism. According to equation (3) the deeper




Figure 9. Frequency-dependent C - V characteristics for NITs positioned at (a) 0.5 nm, (b) 1 nm, (c) 1.5 nm away from AlGaIn/GaN interface in the AlGaIn layer, and (d) Band diagram showing exchange of charges between NITs and GaN conduction band through the tunneling mechanism, when biased in accumulation region.

NITs will have large τ_{NITs} values, while the NITs closer to the interface will have small τ_{NITs} . When the A.C input signal of frequency (f_{in}) is applied, the deep NITs having a time constant greater than the frequency of the input signal ($\tau_{\text{NITs}} > \frac{1}{f_{\text{in}}}$), hardly respond. Only the NITs closer to the interface will exchange charges through tunneling, for which the time constant is smaller than the input ac signal frequency ($\tau_{\text{NITs}} < \frac{1}{f_{\text{in}}}$) [60].

Similar frequency dispersion is observed for both interface and NITs [61–63]. Since these are experimental work thus, one can observe the combined effect of both the interface and near interface traps, depicting the dispersion in both depletion and accumulation region. Moreover, in experimental work, the nature and formation of trap states are significantly influenced by both the quality of the material and the techniques used in device fabrication.

To understand the inter-dependency of NITs' distance from the AlGaIn/GaN interface, with the frequency of applied A.C signal, the change in capacitance is plotted in figure 10. Here, the change in capacitance (ΔC) indicates the response of NITs. As can be seen in figure 10, ΔC is significant for closer NITs at 1 MHz and it reduce as the NITs go deeper. After evaluating the response of NITs at different depths and for various frequencies, it can be concluded that the NITs nearer to the AlGaIn/GaN interface are mainly observed at higher frequencies.




Figure 10. Change in capacitance plotted as a function of frequency for NITs positioned at different depths from AlGaIn/GaN interface in the AlGaIn layer.

3.1.2.2. CVT analysis. Figure 11 illustrate the temperature independent effect of near interface traps in AlGaIn/GaN heterostructure.

In NITs the capture and release of charge carriers from the channel take place through tunneling, which is a temperature independent mechanism [17, 64]. The observed result (see




Figure 11. Effect of temperature on C - V curve for near-interface traps (NITs).




Figure 12. The HEMT capacitor is represented through the capacitance charge model [64].

figure 11), confirms that NITs are not activated by temperature [65, 66].

3.2. Mathematical model

The capacitance charge model shown in figure 12 is used to understand the capacitance behavior in the presence of NITs [64].

The trapping and de-trapping process of NITs, in AlGaIn/GaN hetero-structure, can be modeled as two capacitors C_A and C_B . C_A and C_B are formed when NITs get occupied with the charges. When these traps are active, the AlGaIn/GaN capacitance C_{AlGaIn} is the series combination of C_A and C_B .

The model includes the following equations:

The electric field across C_A can be calculated as:

$$E_A = \frac{Q_{\text{BACK_CONTACT}}}{\epsilon_{\text{AlGaIn}}}. \quad (4)$$

The voltage across C_A is given by:

$$V_A = E_A \times a \quad (5)$$

here, E_A electric field for C_A , $Q_{\text{BACK_CONTACT}}$ is per unit charge at back contact of GaN capacitor, ϵ_{AlGaIn} is AlGaIn permittivity, V_A is the voltage across the capacitor C_A , and a is the thickness of C_A .

Gauss law is used here for enclosing the charge trapped in NITs (at the C_A/C_B interface):

$$E_A + E_B = \frac{Q_{\text{TRAPPED}}}{\epsilon_{\text{AlGaIn}}} \quad (6)$$

where E_B electric field for C_B , Q_{Trapped} is the charge trapped in NITs per unit area. Substituting equations (4) in (6) gives:

$$E_B = \frac{Q_{\text{TRAPPED}}}{\epsilon_{\text{AlGaIn}}} + \frac{Q_{\text{BACK_CONTACT}}}{\epsilon_{\text{AlGaIn}}}. \quad (7)$$

Similarly, the voltage (V_B) across the capacitor C_B having thickness b is given as:

$$V_B = E_B \times b. \quad (8)$$

Thus, the total voltage (V_{TOTAL}) across the AlGaIn/GaN capacitor is:

$$V_{\text{TOTAL}} = E_A \times a + E_B \times b. \quad (9)$$

Substituting E_A from (4) and E_B from (7) in (9) and rearranging gives:

$$V_{\text{TOTAL}} = \frac{Q_{\text{BACK_CONTACT}}}{\epsilon_{\text{AlGaIn}}} (a + b) + \frac{Q_{\text{TRAPPED}}}{\epsilon_{\text{AlGaIn}}} b \quad (10)$$

where $(a + b)$ is the total thickness of AlGaIn (t_{AlGaIn}). Equation (10) shows that an extra term ($\frac{Q_{\text{TRAPPED}}}{\epsilon_{\text{AlGaIn}}} b$) is added to the total voltage. This term is due to the charge trapping at NITs, placed at a distance b from the positive plate of the capacitor. Thus, an increase in the total voltage across the AlGaIn/GaN capacitor is observed, which in turn reduces the capacitance. In case of deeper traps, the charge trapped (Q_{Trapped}) in NITs become negligible. Therefore, the term ($\frac{Q_{\text{TRAPPED}}}{\epsilon_{\text{AlGaIn}}} b$) added to the total voltage become less dominant.

Thus, not much variation in capacitance value is observed as the trap goes deeper. Hence, it can be concluded that though the response of NITs reduces the capacitance value in accumulation, this variation becomes insignificant as the traps go deeper.

4. Conclusion

In this work, the frequency-dependent C - V (CVF) and temperature dependent (CVT) analysis is done for interface and NITs. A good agreement is obtained in simulated and calculated capacitance value. Interface traps become dominant in the depletion region. A shift in the C - V curve along the gate voltage axis is observed for interface traps, which results in

device V_{TH} instability. Frequency dispersion in the accumulation region is demonstrated when NITs are introduced in the AlGa_N layer of the hetero-structure. The analysis done for NITs is based on the tunneling mechanism. The response of the NITs reduces the capacitance value in the accumulation region, which degrades the device's performance. The capacitance charge model is used to explain the variation in capacitance value.

Further, the frequency and the distance-dependent of NITs are explained through the border trap model. We found that as the trap goes deeper (i.e. 1.5 nm) into the AlGa_N layer, they become less dominant. This creates negligible frequency dispersion in the $C-V$ curve. However, the dispersion significantly rises, when the NITs are placed close to the interface (i.e. 0.5 nm). Finally, the change in capacitance that corresponds to the response of NITs is calculated for various NITs positioned at different frequencies. In CVT analysis, it is found that the frequency dispersion for interface traps is temperature dependent, while for NITs the frequency dispersion is temperature independent.

Data availability statement

All data that support the findings of this study are included within the article (and any supplementary files).

Acknowledgments

We thank Centre for Advance Material Research/ Centre for IT and Automation, Kurukshetra University RUSA Project Society (KURPS) under Rashtriya Uchchatar Shiksha Abhiyan (RUSA 2.0) for funding and supporting this work.

ORCID iDs

Priyanka Nautiyal  <https://orcid.org/0000-0001-5552-6972>
 Vikas Joshi  <https://orcid.org/0000-0002-8949-0258>
 Mayank Chaturvedi  <https://orcid.org/0000-0002-6585-8927>

References

- [1] Mantooth H A, Glover M D and Shepherd P 2014 Wide bandgap technologies and their implications on miniaturizing power electronic systems *IEEE J. Emerg. Sel. Top. Power Electron.* **2** 374–85
- [2] Ozpineci B and Tolbert L M 2004 Comparison of Wide-bandgap Semiconductors for Power Electronics Applications (United States. Department of Energy)
- [3] Surdi H 2022 Development of diamond devices for high power, RF and harsh environments *Doctoral Dissertation* Arizona State University
- [4] Li H, Yao C, Fu L, Zhang X and Wang J 2016 Evaluations and applications of GaN HEMTs for power electronics *IEEE 8th Int. Power Electronics and Motion Control Conf. (IPEMC-ECCE Asia)* pp 563–9
- [5] Baliga B J 2013 Gallium nitride devices for power electronic applications *Semicond. Sci. Technol.* **28** 074011
- [6] Zhang Y 2020 The application of third generation semiconductor in power industry *E3S Web of Conf.* vol 198 (EDP Sciences) p 04011
- [7] Meneghesso G, Verzellesi G, Pierobon R, Rampazzo F, Chini A, Mishra U K, Canali C and Zanoni E 2004 Surface-related drain current dispersion effects in AlGa_N-Ga_N HEMTs *IEEE Trans. Electron Devices* **51** 1554–61
- [8] Marso M, Wolter M, Javorka P, Kordoš P and Lüth H 2003 Investigation of buffer traps in an AlGa_N/Ga_N/Si high electron mobility transistor by backgating current deep level transient spectroscopy *Appl. Phys. Lett.* **82** 633–5
- [9] Yang J, Cui S, Ma T P, Hung T H, Nath D, Krishnamoorthy S and Rajan S 2013 A study of electrically active traps in AlGa_N/Ga_N high electron mobility transistor *Appl. Phys. Lett.* **103** 173520–3
- [10] Binari S C, Ikossi K, Roussos J A, Kruppa W, Park D, Dietrich H B, Koleske D D, Wickenden A E and Henry R L 2001 Trapping effects and microwave power performance in AlGa_N/Ga_N HEMTs *IEEE Trans. Electron Devices* **48** 465–71
- [11] Freedman J J, Kubo T and Egawa T 2012 Analyses of hetero-interface trapping properties in AlGa_N/Ga_N high electron mobility transistor heterostructures grown on silicon with thick buffer layers *Appl. Phys. Lett.* **101** 013506
- [12] Wang J and Jiang X 2020 Review and analysis of SiC MOSFETs' ruggedness and reliability *IET Power Electron.* **13** 445–55
- [13] Raut P and Nanda U 2022 A charge-based analytical model for gate all around junction-less field effect transistor including interface traps *ECS J. Solid State Sci. Technol.* **11** 051006
- [14] Hashizume T and Hasegawa H 2004 Effects of nitrogen deficiency on electronic properties of AlGa_N surfaces subjected to thermal and plasma processes *Appl. Surf. Sci.* **234** 387–94
- [15] Del Alamo J A and Joh J 2009 GaN HEMT reliability *Microelectron. Reliab.* **49** 1200–6
- [16] Dimitrijević S 2012 *Principles of Semiconductor Devices* (Oxford University Press)
- [17] Haasmann D and Dimitrijević S 2013 Energy position of the active near-interface traps in metal-oxide- semiconductor field-effect transistors on 4H-SiC *Appl. Phys. Lett.* **103** 113506
- [18] Karboyan S, Uren M J, Pomeroy J W and Kuball M 2018 On the origin of dynamic Ron in commercial Ga_N-on-Si HEMTs *Microelectron. Reliab.* **81** 306–11
- [19] Zulauf G, Guacci M and Kolar J W 2019 Dynamic on-resistance in Ga_N-on-Si HEMTs: origins, dependencies, and future characterization frameworks *IEEE Trans. Power Electron.* **35** 5581–8
- [20] Chang T F, Hsiao T C, Huang S H, Huang C F, Wang Y H, Samudra G S and Liang Y C 2015 Threshold voltage instability in AlGa_N/Ga_N HEMTs *IEEE 11th Int. Conf. on Power Electronics and Drive Systems* pp 681–3
- [21] Zhang K, Wu M, Lei X, Chen W, Zheng X, Ma X and Hao Y 2014 Observation of threshold voltage instabilities in AlGa_N/Ga_N MIS HEMTs *Semicond. Sci. Technol.* **29** 075019
- [22] Raja P V, Nallatamby J C, DasGupta N and DasGupta A 2021 Trapping effects on AlGa_N/Ga_N HEMT characteristics *Solid-State Electron.* **176** 107929
- [23] Canato E, Meneghini M, De Santi C, Masin F, Stockman A, Moens P, Zanoni E and Meneghesso G 2020 OFF-state trapping phenomena in Ga_N HEMTs: interplay between gate trapping, acceptor ionization and positive charge redistribution *Microelectron. Reliab.* **114** 113841
- [24] Meneghesso G, Meneghini M, Zanoni E, Vanmeerbeek P and Moens P 2015 Trapping induced parasitic effects in

- GaN-HEMT for power switching applications *IEEE Int. Conf. on IC Design & Technology (ICICDT)* pp 1–4
- [25] Sghaier N, Trabelsi M, Yacoubi N, Bluet J M, Souifi A, Guillot G, Gaquière C and DeJaeger J C 2006 Traps centers and deep defects contribution in current instabilities for AlGaIn/GaN HEMT's on silicon and sapphire substrates *Microelectron. J.* **37** 363–70
- [26] Karboyan S, Uren M J, Manikant J W and Kuball M 2017 Dynamic Ron in commercial GaN-on-Si HEMTs: HTRB stress and modelling *Reliability of Compound Semiconductor* (JEDEC Indian Wells, Palm Springs)
- [27] Meneghesso G, Meneghini M, Rossetto I, Bisi D, Stoffels S, Van Hove M, Decoutere S and Zanoni E 2016 Reliability and parasitic issues in GaN-based power HEMTs: a review *Semicond. Sci. Technol.* **31** 093004
- [28] Raja P V, DasGupta N and DasGupta A 2018 Simulation of self-heating and bulk trapping effects on drain current static and transient characteristics of AlGaIn/GaN HEMTs *4th IEEE Int. Conf. on Emerging Electronics (ICEE)* pp 1–6
- [29] Osvald J 2010 Influence of interface states on CV characteristics of AlGaIn/GaN heterostructures *IEEE 8th Int. Conf. on Advanced Semiconductor Devices and Microsystems* pp 167–70
- [30] Harmatha L, Lúlica S, Juraj R, Juraj M, Juraj P, Peter B, Michal N and Juraj B 2014 Capacitance properties and simulation of the AlGaIn/GaN Schottky heterostructure *Appl. Surf. Sci.* **312** 102–6
- [31] Jeon D-Y, Kim D-K, Park S, Koh Y, Cho C-Y, Kim G-T and Park K H 2018 Effects of series resistance and interface properties on the operation of AlGaIn/GaN high electron mobility transistors *Microelectron. Eng.* **199** 40–44
- [32] Shockley W T and Read W T Jr 1952 Statistics of the recombinations of holes and electrons *Phys. Rev.* **87** 835
- [33] Hall R N 1952 Electron-hole recombination in germanium *Phys. Rev.* **87** 387
- [34] Albrecht J D, Wang R P, Ruden P P, Farahmand M and Brennan K F 1998 Electron transport characteristics of GaN for high temperature device modeling *J. Appl. Phys.* **83** 4777–81
- [35] Armenteros A S 2021 Trap assisted tunneling modelling for aSi contact stacks in IBC-SHJ *Doctoral Dissertation, MSc Thesis for Sustainable Energy Technology Delft University of Technology*
- [36] Yang J, Cui S, Ma T P, Hung T H, Nath D, Krishnamoorthy S and Rajan S 2013 Electron tunneling spectroscopy study of electrically active traps in AlGaIn/GaN high electron mobility transistors *Appl. Phys. Lett.* **103** 223507–3
- [37] Im K-S, Lee J-H, Choi Y J and An S J 2020 Effects of GaN buffer resistance on the device performances of AlGaIn/GaN HEMTs *MDPI Cryst.* **10** 1–7
- [38] Vodapally S, Theodorou C G, Bae Y, Ghibaudo G, Cristoloveanu S, Im K-S and Lee J-H 2017 Comparison for 1/f noise characteristics of AlGaIn/GaN FinFET and planar MISHFET *IEEE Electron Device Lett.* **64** 3634–8
- [39] Raja P V, Bouslama M, Sarkar S, Pandurang K R, Nallatamby J C, DasGupta N and DasGupta A 2020 Deep-level traps in AlGaIn/GaN-and AlInN/GaN-based HEMTs with different buffer doping technologies *IEEE Trans. Electron Devices* **67** 2304–10
- [40] Zhang W, Zhang Y, Mao W, Ma X, Zhang J and Hao Y 2012 Influence of the interface acceptor-like traps on the transient response of AlGaIn/GaN HEMTs *IEEE Electron Device Lett.* **34** 45–47
- [41] Yang J, Cui S, Ma T P, Hung T H, Nath D, Krishnamoorthy S and Rajan S 2013 Determination of trap energy levels in AlGaIn/GaN HEMT *IEEE 71st Device Research Conf.* pp 79–80
- [42] Sze S M, Li Y and Ng K K 2021 *Physics of Semiconductor Devices* (Wiley)
- [43] Garg M, Naik T R, Pathak R, Rao V R, Liao C H, Li K H and Singh R 2018 Effect of surface passivation process for AlGaIn/GaN HEMT heterostructures using phenol functionalized-porphyrin based organic molecules *J. Appl. Phys.* **124** 195702
- [44] Hu M J, Stoffels S, Lenci S, Bakeroot B, Venegas R, Groeseneken G and Decoutere S 2015 Current transient spectroscopy for trapping analysis on Au-free AlGaIn/GaN Schottky barrier diode *Appl. Phys. Lett.* **106** 083502
- [45] Du J, Chen N, Jiang Z, Bai Z, Liu Y and Yu Q 2016 Study on transconductance non-linearity of AlGaIn/GaN HEMTs considering acceptor-like traps in barrier layer under the gate *Solid-State Electron.* **115** 60–64
- [46] Tapajna M, Simms R J T, Pei Y, Mishra U K and Kuball M 2010 Integrated optical and electrical analysis: identifying location and properties of traps in AlGaIn/GaN HEMTs during electrical stress *IEEE Electron Device Lett.* **31** 662–4
- [47] Martin-Horcajo S, Wang A, Bosca A, Romero M F, Tadjer M J, Koehler A D, Anderson T J and Calle F 2015 Trapping phenomena in AlGaIn and InAlN barrier HEMTs with different geometries *Semicond. Sci. Technol.* **30** 035015
- [48] Polyakov J A Y and Lee I H 2015 Deep traps in GaN-based structures as affecting the performance of GaN devices *Mater. Sci. Eng.* **94** 1–56
- [49] Nguyen X S, Lin K, Zhang Z, McSkimming B, Arehart A R, Speck J S, Ringel S A, Fitzgerald E A and Chua S 2015 Correlation of a generation-recombination center with a deep level trap in GaN *J. Appl. Phys. Lett.* **106** 102101
- [50] Joh J and Del Alamo J A 2011 A current-transient methodology for trap analysis for GaN high electron mobility transistors *IEEE Trans. Electron Devices* **58** 132–9
- [51] Huber M, Silvestri M, Knuuttila L, Pozzovivo G, Andreev A, Kadashchuk A, Bonanni A and Lundsog A 2015 Impact of residual carbon impurities and gallium vacancies on trapping effects in AlGaIn/GaN metal insulator semiconductor high electron mobility transistors *Appl. Phys. Lett.* **107** 032106
- [52] Kang T S, Ren F, Gila B P, Pearton S J, Patrick E, Cheney D J, Law M and Zhang M L 2015 Investigation of traps in AlGaIn/GaN high electron mobility transistors by sub-band gap optical pumping *J. Vac. Sci. Technol. B* **33** 061202
- [53] Florović M, Škriniarova J, Kováč J and Kordoš P 2016 Trapping analysis of AlGaIn/GaN Schottky diodes via current transient spectroscopy *Electronics* **5** 20
- [54] Taoka N, Kubo T, Yamada T, Egawa T and Shimizu M 2017 Understanding of frequency dispersion in CV curves of metal-oxide-semiconductor capacitor with wide-bandgap semiconductor *Microelectron. Eng.* **178** 182–5
- [55] Huang S, Jiang Q, Yang S, Tang Z and Chen K J 2013 Mechanism of PEALD-grown AlN passivation for AlGaIn/GaN HEMTs: compensation of interface traps by polarization charges *IEEE Electron Device Lett.* **34** 193–5
- [56] Tasneem N, Adnan M M R, Hafiz M S B and Khosru Q D 2016 Comparative study of quantum mechanical capacitance voltage characteristics and threshold voltage of two different structures of junction less nanowire transistor *2016 IEEE Region 10 Conf. (TENCON)* (IEEE) pp 2761–4
- [57] Ranjan K, Arulkumaran S and Ng G I 2019 Investigations of temperature-dependent interface traps in AlGaIn/GaN HEMT on CVD-diamond *Appl. Phys. Express* **12** 106506
- [58] Yuan Y, Wang L, Yu B, Shin B, Ahn J, McIntyre P C, Asbeck P M, Rodwell M J and Taur Y 2011 A distributed model for border traps in Al₂O₃—InGaAs MOS devices *IEEE Electron Device Lett.* **32** 485–7
- [59] Yuan Y, Yu B, Ahn J, McIntyre P C, Asbeck P M, Rodwell M J and Taur Y 2012 A distributed bulk-oxide trap model for Al₂O₃ InGaAs MOS devices *IEEE Trans. Electron Devices* **59** 2100–6

- [60] Zhang C, Xu M, Peide D Y and Li X 2013 A distributive-transconductance model for border traps in III–V/high-k MOS capacitors *IEEE Electron Device Lett.* **34** 735–7
- [61] Bano N, Hussain I, Al-Ghamdi E A and Ahmad M S 2021 Quantitative analysis of electrically active defects in Au/AlGaIn/GaN HEMTs structure using capacitance–frequency and DLTS measurements *J. Phys. Commun.* **5** 125010
- [62] Liu W L, Chen Y L, Balandin A A and Wang K L 2006 Capacitance–voltage spectroscopy of trapping states in GaN/AlGaIn heterostructure field-effect transistors *J. Nanoelectron. Optoelectron.* **1** 258–63
- [63] Jian-Zhi Z, Zhao-Jun L, Corrigan T D, Yu Z, Yuan-Jie L, Wu L and Hong C 2009 Determination of the relative permittivity of the AlGaIn barrier layer in strained AlGaIn/GaN heterostructures *Chin. Phys. B* **18** 3980
- [64] Moghadam H A, Dimitrijević S, Han J, Haasmann D and Aminbeidokhti A 2015 Transient-current method for measurement of active near-interface oxide traps in 4H-SiC MOS capacitors and MOSFETs *IEEE Trans. Electron Devices* **62** 2670–4
- [65] Pande P, Dimitrijević S, Haasmann D, Moghadam H A, Tanner P and Han J S 2019 A temperature independent effect of near-interface traps in 4H-SiC MOS capacitors *Mater. Sci. Forum* **963** 236–9
- [66] Khosa R Y and Sveinbjörnsson E Ö 2017 Conductance signal from near-interface traps in n-type 4H-SiC MOS capacitors under strong accumulation *Mater. Sci. Forum* **897** 147–50