# Identification of bulk and interface state-induced threshold voltage instability in metal/SiN<sub>x</sub>(insulator)/AlGaN/GaN high-electron-mobility transistors using deep-level transient spectroscopy

Cite as: Appl. Phys. Lett. **119**, 233502 (2021); doi: 10.1063/5.0078367 Submitted: 12 November 2021 · Accepted: 22 November 2021 · Published Online: 9 December 2021







### **AFFILIATIONS**

- <sup>1</sup>High-Frequency High-Voltage Device and Integrated Circuits R&D Center, Institute of Microelectronics, Chinese Academy of Sciences, Beijing 100029, China
- <sup>2</sup>Institute of Microelectronics, University of Chinese Academy of Sciences, Beijing 100029, China
- State Key Laboratory of Electronic Thin Films and Integrated Devices, University of Electronic Science and Technology of China, Chengdu 610054, China

Note: This paper is part of the APL Special Collection on Wide- and Ultrawide-Bandgap Electronic Semiconductor Devices.

a) Authors to whom correspondence should be addressed: jiangqimeng@ime.ac.cn and huangsen@ime.ac.cn

## **ABSTRACT**

The physical mechanism of threshold voltage ( $V_{\rm TH}$ ) instability in AlGaN/GaN metal-insulator-semiconductor high electron mobility transistors (MIS-HEMTs) was identified via capacitance-mode deep-level transient spectroscopy characterization. MIS-HEMTs with low-pressure chemical vapor deposited (LPCVD)  ${\rm SiN_x}$  as the gate insulator feature two distinctive trap-emission transients. The initial transient corresponds to emission of states at the  ${\rm SiN_x}/{\rm AlGaN}$  interface, and the extracted density of state exhibits an exponential decay distribution. The subsequent transient is revealed due to hybrid emission of the interface and bulk states from the LPCVD-SiN<sub>x</sub> gate insulator, which features an activation energy higher than 1.1 eV and a capture cross section that ranges between  $1 \times 10^{-11}$  and  $1 \times 10^{-10}$  cm<sup>2</sup>. The bulk states in the LPCVD-SiN<sub>x</sub> gate insulator become charged under high gate voltage overdrive, leading to severe  $V_{\rm TH}$  instability in GaN-based MIS-HEMTs.

Published under an exclusive license by AIP Publishing. https://doi.org/10.1063/5.0078367

Gallium nitride-based power-switching transistors with insulated gates, e.g., metal–insulator–semiconductor high electron mobility transistors (MIS-HEMTs), are highly preferred over their Schottky-gate counterparts because of their suppressed gate leakage, enlarged gate swing, and better tolerance to voltage overshoot during switching. Nitride-based dielectric SiN $_{\rm x}$  has emerged as a promising gate insulator for GaN-based MIS-HEMTs because of its high breakdown electric field (approximately 13 MV/cm) and long time-dependent gate dielectric breakdown (TDDB) lifetime. However, the introduction of the gate insulator produces interface and bulk states, and their dynamic trapping and de-trapping result in severe threshold ( $V_{\rm TH}$ ) instability.  $^{11,12}$ 

Most existing investigations of the causes of  $V_{\mathrm{TH}}$  instability have focused on the interface states between the gate insulator and the

(Al)GaN layer, <sup>13–15</sup> but little attention has been paid to the bulk states in the dielectric itself. <sup>16,17</sup> To address the bulk states in SiN<sub>x</sub>, several studies have been conducted based on silicon semiconductor platforms. Powell revealed that deep gap states are generally present in amorphous silicon nitride grown via chemical vapor deposition (CVD). <sup>18</sup> Krick *et al.* studied the nature of deep-level defects in amorphous SiN<sub>x</sub> and found that the density of gap states in amorphous SiN<sub>x</sub> films is closely related to the defects that originate from silicon dangling bonds. <sup>19</sup> Robertson and Powell calculated the energy levels of possible gap states in amorphous SiN<sub>x</sub>. <sup>20,21</sup> The trapping and detrapping behaviors of these bulk states are more complex than those of the interface states, as additional tunneling processes may be required. <sup>17</sup> Therefore, in the SiN<sub>x</sub>/(Al)GaN/GaN MIS heterostructure,

<sup>&</sup>lt;sup>4</sup>School of Physics, Peking University, Beijing 100871, China

it is of great importance to explore physics-based characterization methods in order to investigate the properties of insulator-related bulk states as well as their interactions with the interface states.

In this work, the distributions of the bulk states in the SiN<sub>x</sub> gate insulator and at the SiN<sub>x</sub>/AlGaN interface in AlGaN/GaN MIS-HEMTs are distinguished via capacitance-mode deep-level transient spectroscopy (C-DLTS). Two distinctive trap-emission transients are observed in the C-DLTS temperature scan measurement. The initial transient process (t < 100 ms) corresponds to the emissions from the interface states, and the extracted density of state exhibits an exponential decay distribution in the gap from the bottom of the conduction band  $(E_C)$ , as noted in most of the published works. The subsequent transient process (100 ms < t < 1 s) is confirmed to be contributed by hybrid emission of the interface and bulk states in the gate insulator  $SiN_x$ . The activation energy  $(E_C - E_T)$  of the bulk states  $E_{T,bulk}$  is determined to be larger than 1.1 eV. Capture and emission of the bulk states in the SiN<sub>x</sub> gate insulator are more difficult than with the interface states. The bulk states start to be filled at higher gate biases, resulting in a rightward  $V_{TH}$  shift. However, the emission time constant is quite long. This gives rise to a large clockwise  $V_{\rm TH}$  hysteresis during the DC sweep measurements in Fig. 1(c). While most of the interface states feature shorter emission time constants,  $V_{\rm TH}$  will recover quickly during down sweeping. This contributes to a small amount of  $V_{\mathrm{TH}}$ hysteresis.

The cross-sectional schematic structure of the  $SiN_x/AlGaN/GaN$  MIS-HEMTs that were fabricated is depicted in Fig. 1(a). The AlGaN/GaN heterostructure wafer used in this work was grown via metalorganic CVD on a Si(111) substrate. The AlGaN barrier consists of a  $\sim 1$  nm GaN cap, a  $\sim 4$  nm  $Al_{0.25}Ga_{0.75}N$  layer, and a  $\sim 1$  nm AlN interface enhancement layer. First, the fresh wafers were cleaned using a standard Radio Corporation of America treatment. Then, a 44 nm of  $SiN_x$  was deposited via low-pressure CVD (LPCVD) at  $780\,^{\circ}$ C. The LPCVD- $SiN_x$  passivation in the source/drain contact regions was etched away using low-power CHF<sub>3</sub>/SF<sub>6</sub> plasmas in an inductively coupled plasma (ICP) system. This was followed by wet treatment of the exposed AlGaN barrier surface in dilute HCl. A Ti/Al/Ti/TiN metal stack was evaporated and annealed at  $550\,^{\circ}$ C for 90 s under  $N_2$  to form the source/drain Ohmic contact. Device isolation was achieved

via multi-energy argon ion implantation. Finally, a TiN/Ti/Al/Ti/TiN gate metal stack was sputtered over the LPCVD-SiN<sub>x</sub> layer. The fabricated MIS-HEMTs were finally annealed at 280 °C for 4 min in N<sub>2</sub> ambient. Figure 1(b) shows the transfer characteristics of typical MIS-HEMTs ( $L_{\rm G}/L_{\rm GS}/L_{\rm GD}$ : 2.25/1.25/1.75  $\mu$ m). High ON/OFF current ratios ( $I_{\rm ON}/I_{\rm OFF}$ ) of approximately 10<sup>10</sup> and low gate leakage of approximately 10<sup>-7</sup> mA/mm are obtained. A small clockwise  $V_{\rm TH}$  hysteresis ( $\Delta V_{\rm TH} \sim$ 0.7 V) is identified when the device is swept up to a maximum gate bias of +6 V.

Since trapping and de-trapping may occur during the doublemode DC transfer sweeps,  $^{22}$  a pulsed  $I_{\rm D}\text{-}V_{\rm GS}$  test was used to achieve an accurate determination of the  $\Delta V_{\mathrm{TH}}$  (extracted from the gate bias intercept of the linear extrapolation of the drain current at the point of peak transconductance) at different gate quiescent biases (VGS,Q) and sweeping directions, as shown in Fig. 1(c). A MIS-HEMT with a relatively large gate length ( $L_{\rm G}/L_{\rm GS}/L_{\rm GD}$ : 46/2/2  $\mu {\rm m}$ ) was used in the pulsed I-V test to maximize control of the drain current  $I_{\mathrm{D}}$  through the pulsed gate bias  $V_{\rm GS}$ . The  $\Delta V_{\rm TH}$  was obtained by comparing the difference between the up-sweeping  $V_{\rm TH,\ up}$ , i.e., the fresh  $V_{\rm TH}$ , and the down-sweeping  $V_{\mathrm{TH,\ down}}$  under different  $V_{\mathrm{GS,\ Q}}$  conditions. The  $\Delta V_{\rm TH}$  first increases slowly at  $V_{\rm GS,\ Q} < +5\,{\rm V}$  and then grows quickly to 17.9 V when  $V_{GS, Q}$  reaches +30 V, as shown in Fig. 1(d). Finally, it saturates to a value of 20.2 V at  $V_{GS, Q} = +40 \text{ V}$ . Such an S-shaped  $\Delta V_{\mathrm{TH}}$  suggests the co-existence of different emission processes, which will be discussed later. A  $\Delta V_{\mathrm{TH}}$  of approximately 19 V is also observed in a fabricated LPCVD-SiNx/AlGaN/GaN MIS diode that features a structure similar to that of the MIS-HEMTs, as shown in Fig. 2(a). Note that de-trapping occurs during the down sweep of the C-V curves (sweep rate: 0.75 V/s). This results in a  $\Delta V_{\mathrm{TH}}$  that is smaller than that obtained in the pulsed  $I_D$ - $V_{GS}$  test.<sup>22</sup>

The C-DLTS measurement was used to detect the emission process of trapped electrons within a limited depletion width near the gate in order to determine the physical mechanism of the significant  $V_{\rm TH}$  instability in MIS-HEMTs. The measurement was performed in a PhysTech GmbH FT1030 DLTS system equipped with a Lakeshore low-temperature stage (10–400 K). The frequency of the capacitance meter in the DLTS system was 1 MHz. The effect of gate bias on the capture behaviors of the defect states was investigated via isothermal




FIG. 1. (a) The cross-sectional schematic device structure of a LPCVD-SiN<sub>x</sub>/AlGaN/GaN MIS-HEMT fabricated on ultrathin-barrier AlGaN/GaN heterostructures grown on a Si substrate. (b) DC transfer curves of typical MIS-HEMTs measured at  $V_{\rm DS}=10\,\rm V$ . The typical MIS-HEMT gate length ( $L_{\rm G}$ ), gate-source distance ( $L_{\rm GS}$ ), and gate-drain spacing ( $L_{\rm GD}$ ) are 2.25, 1.25, and 1.75  $\mu$ m, respectively. (c) Pulsed  $I_{\rm D}$ - $V_{\rm GS}$  transfer characteristics of the fabricated fat MIS-HEMT ( $L_{\rm G}/L_{\rm GS}/L_{\rm GD}$ : 46/2/2  $\mu$ m) with different quiescent bias and sweeping directions. The pulse width and period are 1 s and 5 ms, respectively. (d) Evolution of  $\Delta V_{\rm TH}$  with  $V_{\rm GS,Q}$  obtained between the up-sweeping  $V_{\rm TH,up}$  and the down-sweeping  $V_{\rm TH,down}$ .




FIG. 2. (a) C-V characteristics of a fabricated LPCVD-SiN<sub>x</sub>/AlGaN/GaN MIS diode before and after stress. (b) Evolution of a C-DLTS signal with the filling pulse  $t_P$  obtained from the isothermal capture transient ( $T = 300 \, \text{K}$ ). The boundary between the interface and bulk states is marked with gray, dashed lines (for  $U_P = 8 \, \text{V}$ ).

capture transient measurements performed at 300 K on a fabricated ring-shaped MIS diode ( $R_G = 80 \mu m$ ) with dimensions similar to those of the MIS-HEMTs.<sup>17</sup> Figure 2(b) shows the evolution of the C-DLTS signal with the pulse width  $(t_P)$ . The pulse bias  $(U_P)$  increases from 0 V  $(V_{\rm TH}+10\,{\rm V})$  to  $8\,{\rm V}$   $(V_{\rm TH}+18\,{\rm V})$ . The reverse measurement bias  $(U_{\rm R})$  is set to  $-10\,{
m V}~(\sim V_{
m TH})$  to ensure complete release of the shallow interface states. At a UP of 0V, the C-DLTS signal increases slowly, indicating the slow charging of states at the LPCVD-SiN<sub>x</sub>/AlGaN interface. When  $U_P$  increases to 4 V, the signal increases nearly exponentially at a  $t_P$  of less than 6.5  $\mu$ s. When  $U_P$  is increased further to 8 V, the signal accelerates at  $t_P$  values of less than 6.5  $\mu$ s. In addition, the DLTS signal continues to increase as  $t_P$  is increased further when  $U_{\rm P} = 8 \, \rm V$ . Typically, the behavior at  $t_{\rm P} < 6.5 \, \mu \rm s$  corresponds to filling of the interface states due to its small capture time constant.<sup>17</sup> When  $U_P = 8 \text{ V}$ , the behavior at  $t_P > 6.5$  is likely due to filling of bulk states in the LPCVD-SiN<sub>x</sub> gate insulator. Because interface states respond more quickly to changes in bias and pulse than bulk states, an extra tunneling process is required to fill the bulk states.

To distinguish trapping and de-trapping of possible bulk states from processes associated with interface states, the measurement bias  $U_{\rm R}$  was pushed forward to the region where the 2D electron gas (2DEG) spills over to the LPCVD-SiN<sub>x</sub>/AlGaN interface. Thus, most of the deep interface states remain charged during the C-DLTS measurements. According to the stressed C-V curves shown in Fig. 3(a),  $U_{\rm R}$  is fixed at +25 V, and the filling bias increases from 30 to 40 V, then the emission transient is recorded from  $t_0$  (12 ms) to  $t_1$  (1.036 s) (inset figure). The filling pulse time  $t_{\rm P}$  is varied between 1 and 100 ms. Figure 3(b) depicts the capacitance transients ( $U_{\rm P}$  = 35 V and  $t_{\rm P}$  = 1 ms) at different measuring temperatures (10–400 K). Two distinctive processes, labeled I and II in Fig. 3(b), appear as the temperature increases to 319 K. In general, the emission process of a discrete level follows an exponential time law, while that of continuous




FIG. 3. (a) Measured C–V curves at 1 MHz after  $+40\,\text{V}$  stresses with different sweeping directions of the fabricated LPCVD-SiN<sub>x</sub>/AlGaN/GaN MIS diode for C-DLTS temperature-scan setup. (b) The capacitance transients  $\Delta C(t)$  in C-DLTS temperature scans of the MIS diode (10–400 K). The transients composed of two emission processes (process I: interface emission and process II: bulk/interface hybrid emission) appear in the high-temperature part.




FIG. 4. (a) Distribution of interface states  $N_{SS}$  derived from the interface emission (process I) of the C-DLTS transients of the fabricated MIS diode. The distribution can be fitted effectively using an exponential function. (b) The C-DLTS temperature-scan spectra derived from the bulk/interface hybrid emissions (process II) of the transients of the fabricated LPCVD-SiN<sub>x</sub>/AlGaN/GaN MIS diode at various filling pulse widths ( $t_P$ ) and pulse biases ( $U_P$ ). Bulk states  $E_{T,bulk}$  are detected. (c) Arrhenius plot of  $In(\tau_e, V_{TH}, N_C)$  for the detected  $E_{T,bulk}$ .

distributed states, e.g., interface states, follows a logarithmic time law that stems from the superposition of multiple exponential emissions.<sup>23</sup> That both processes I and II follow the logarithmic time law implies that both of them are contributed to by continuous distributed levels.

Process I is probably contributed to by the emissions of states at the LPCVD-SiN<sub>x</sub>/AlGaN interface. Based on the analytical method described in Refs. 17 and 24, the extracted density of states  $N_{\rm SS}$  from process I is obtained and shown in Fig. 4(a). The density of the interface states  $N_{\rm SS}$  is proportional to the temperature and C-DLTS signal, for example,  $b_1$ , divided by a correction factor  $b_1'$ , <sup>23,24</sup>

$$N_{SS}(b_1) = \frac{\varepsilon A N_S C_{ox}}{k T C_R^3} \frac{b_1}{b_1'}, \tag{1}$$


where  $C_{ox}$  is the oxide capacitance of the MIS capacitor,  $N_S$  is the shallow donor concentration,  $C_R$  is the capacitance at reverse bias in equilibrium, and A is the area. The correction factor  $b_1'$  considers the durations and classifications of the C-DLTS signal  $b_1$ . It can be determined numerically via integration followed by searching for the expected (mean) value in the  $b_1$  vs  $T_W$  curve. The medium energy for  $N_{SS}$  at one temperature can be determined from the expected (mean) value of the emission time constant  $\tau_e$ , which is referred to as  $\langle \tau_e \rangle$  and calculated from the  $b_1$  vs  $T_W$  curve. The related energy depth is

$$E_C - E_T = kT \ln(\nu_{th,n} N_C \sigma_n \langle \tau_e \rangle). \tag{2}$$

It is worth noting that the  $\sigma_n$  of the interface states may vary with the level depth and temperature. In this work, by assuming a fixed capture cross section  $\sigma_n = 10^{-11}$  cm², the extracted  $N_{\rm SS}$  decreases from  $1 \times 10^{13}$  cm²-eV²-1 at T = 10 K ( $E_{\rm C} - E_{\rm T} = 0.026$  eV) to  $4 \times 10^{11}$  cm²-eV²-1 at T = 400 K ( $E_{\rm C} - E_{\rm T} \sim 1.2$  eV), following an exponential decay law. It varies little with the height of  $U_{\rm P}$ , as the Fermi level has already moved up to exceed the conduction-band minimum of the LPCVD-SiN<sub>x</sub>/AlGaN interface at  $U_{\rm P} > 30$  V. In this regard, process I should be attributed primarily to the interface states. It is consistent with the  $N_{\rm SS}$  distribution described in Ref. 25.

The C-DLTS signal from process II is analyzed and plotted in Fig. 4(b). It should be noted that the  $N_{\rm SS}$  extracted from the signal at  $T < 300 \, \rm K$  is consistent with the distribution shown in Fig. 4(a). The DLTS signal rises sharply at temperatures higher than 300 K, and a rising edge appears near 350 K. Arrhenius analysis of the rising edge

indicates that it corresponds to an activation energy  $(E_{\rm C}-E_{\rm T})$  of  $1.1\pm0.05$  eV. Its capture cross section ranges between  $1\times10^{-11}$  and  $1\times10^{-10}$  cm<sup>2</sup>. Such deep levels are more likely to be present in the LPCVD-SiN<sub>x</sub> gate insulator<sup>26</sup> than in the interface given the higher  $U_{\rm P}$  used. The activation energy is similar to the gap states that originates from the silicon dangling bond ( $\equiv$ Si<sup>-</sup>) in LPCVD-SiN<sub>x</sub>. <sup>19</sup> Therefore,



**FIG. 5.** Schematic energy band diagram across the gate stack at (a) capture, (b) interface emission, and (c) bulk/interface hybrid emission. The simulated energy band does not consider any bulk or interface states, and the bulk states  $E_{\text{T,bulk}}$  in the LPCVD-SiN<sub>x</sub> gate dielectric are marked out.

process II represents hybrid emission of the continuous states at the LPCVD-SiN<sub>x</sub>/AlGaN interface and the bulk states in the LPCVD-SiN<sub>x</sub> itself.

To provide clarity, the energy bands of the LPCVD-SiN<sub>x</sub>/AlGaN/ GaN MIS structure under different gate biases, i.e.,  $U_R$  and  $U_P$ , were calculated using the one-dimensional Poisson equation to illustrate the two transient processes, as shown in Fig. 5.27 Both the interface and bulk states can be filled by electrons via thermal emission or possible tunneling-hopping processes when  $U_P$  is pulsed [Fig. 5(a)]. Increasing numbers of inner bulk states become trapped at higher  $U_P$  values. When the gate bias is relaxed to  $U_R$ , the electrons trapped at the LPCVD-SiN<sub>x</sub>/AlGaN interface first emit back to the 2DEG channel [process I, Fig. 5(b)]. Emission from the bulk states in LPCVD-SiN<sub>x</sub> is difficult because of the high energy of the negatively charged interface. The blocking effect of the interface states weakens with the release of interface states [Fig. 5(c)]. The bulk states begin to emit, which adds up to the interface emission. The co-emission of interface and bulk states results in the second set of steeper transients in the C-DLTS results (process II).

In summary, the physical mechanism of  $V_{\rm TH}$  instability in metal/SiN<sub>x</sub>(insulator)/AlGaN/GaN MIS-HEMTs was investigated via C-DLTS. Two distinctive trap-emission transients were revealed. The initial transient occurs due to emission from the LPCVD-SiN<sub>x</sub>/AlGaN interface states, while the subsequent transient represents a hybrid emission from both the interface and bulk states in the LPCVD-SiN<sub>x</sub>. The distribution of the interface states and level information from the bulk states were identified via individual analysis of each transient. High gate biases induced charging of bulk states in the SiN<sub>x</sub> gate insulator and would give rise to severe  $V_{\rm TH}$  instability in GaN-based MIS-HEMTs.

This work was supported in part by the National Natural Science Foundation of China under Grant Nos. 61822407, 62074161, 61527816, 11634002, 61631021, 62004213, and U20A20208; in part by the Key Research Program of Frontier Sciences, Chinese Academy of Sciences (CAS) under Grant No. QYZDB-SSW-JSC012; in part by the National Key Research and Development Program of China under Grant No. 2018YFE0125700; in part by the Youth Innovation Promotion Association of CAS; in part by the University of Chinese Academy of Sciences; and in part by the Opening Project of Key Laboratory of Microelectronic Devices & Integrated Technology, Institute of Microelectronics, CAS.

### **AUTHOR DECLARATIONS**

# **Conflict of Interest**

The authors have no conflicts to disclose.

# **DATA AVAILABILITY**

The data that support the findings of this study are available from the corresponding authors upon reasonable request.

### **REFERENCES**

- <sup>1</sup>P. D. Ye, B. Yang, K. K. Ng, J. Bude, G. D. Wilk, S. Halder, and J. C. M. Hwang, Appl. Phys. Lett. **86**, 063501 (2005).
- <sup>2</sup>K. J. Chen and C. Zhou, Phys. Status Solidi Appl. Mater. Sci. 208, 434 (2011).
- <sup>3</sup>M. Hua, Z. Zhang, J. Wei, J. Lei, G. Tang, K. Fu, Y. Cai, B. Zhang, and K. J. Chen, in 2016 IEEE International Electron Devices Meeting (IEDM) (IEEE, 2016), pp. 10.4.1–10.4.4.
- <sup>4</sup>F. de Brito Mota, J. F. Justo, and A. Fazzio, Phys. Rev. B 58, 8323 (1998).
- <sup>5</sup>Z. Liu, S. Huang, Q. Bao, X. Wang, K. Wei, H. Jiang, H. Cui, J. Li, C. Zhao, X. Liu, J. Zhang, Q. Zhou, W. Chen, B. Zhang, and L. Jia, J. Vac. Sci. Technol. B: Nanotechnol. Microelectron. Mater. Process. Meas. Phenom. 34, 041202 (2016).
- <sup>6</sup>H. Sun, M. Wang, R. Yin, J. Chen, S. Xue, J. Luo, Y. Hao, and D. Chen, IEEE Trans. Electron Devices **66**, 3290 (2019).
- <sup>7</sup>W. Choi, H. Ryu, N. Jeon, M. Lee, H.-Y. Cha, and K.-S. Seo, IEEE Electron Device Lett. 35, 30 (2014).
- <sup>8</sup>F. Guo, S. Huang, X. Wang, T. Luan, W. Shi, K. Deng, J. Fan, H. Yin, J. Shi, F. Mu, K. Wei, and X. Liu, Appl. Phys. Lett. 118, 093503 (2021).
- <sup>9</sup>Y. Qi, Y. Zhu, J. Zhang, X. Lin, K. Cheng, L. Jiang, and H. Yu, IEEE Trans. Electron Devices 65, 1759 (2018).
- <sup>10</sup>Y. Shi, S. Huang, Q. Bao, X. Wang, K. Wei, H. Jiang, J. Li, C. Zhao, S. Li, Y. Zhou, H. Gao, Q. Sun, H. Yang, J. Zhang, W. Chen, Q. Zhou, B. Zhang, and X. Liu, IEEE Trans. Electron Devices 63, 614 (2016).
- <sup>11</sup>S. Huang, S. Yang, J. Roberts, and K. J. Chen, Jpn. J. Appl. Phys. **50**, 08KE04 (2011).
- <sup>12</sup>G. Meneghesso, M. Meneghini, D. Bisi, I. Rossetto, T. L. Wu, M. Van Hove, D. Marcon, S. Stoffels, S. Decoutere, and E. Zanoni, Microelectron. Reliab. 58, 151 (2016)
- <sup>13</sup>R. Yeluri, B. L. Swenson, and U. K. Mishra, J. Appl. Phys. **111**, 043718 (2012)
- <sup>14</sup>X. Lu, K. Yu, H. Jiang, A. Zhang, and K. M. Lau, IEEE Trans. Electron Devices 64, 824 (2017).
- <sup>15</sup>M. Miczek, C. Mizue, T. Hashizume, and B. Adamowicz, J. Appl. Phys. **103**, 104510 (2008).
- <sup>16</sup>Y. Bar-Yam and J. D. Joannopoulos, J. Non-Cryst. Solids **97–98**, 467 (1987).
- <sup>17</sup>S. Huang, X. Wang, X. Liu, R. Zhao, W. Shi, Y. Zhang, J. Fan, H. Yin, K. Wei, Y. Zheng, J. Shi, X. Wang, W. Wang, Q. Sun, and K. J. Chen, J. Appl. Phys. 126, 164505 (2019).
- <sup>18</sup>M. J. Powell, Appl. Phys. Lett. **43**, 597 (1983).
- <sup>19</sup>D. T. Krick, P. M. Lenahan, and J. Kanicki, Phys. Rev. B 38, 8226 (1988).
- <sup>20</sup>J. Robertson and M. J. Powell, Appl. Phys. Lett. 44, 415 (1984).
- <sup>21</sup>J. Robertson, J. Appl. Phys. **54**, 4490 (1983).
- <sup>22</sup>S. Yang, Y. Lu, H. Wang, S. Liu, C. Liu, and K. J. Chen, IEEE Electron Device Lett. 37, 157 (2016).
- 23S. Weiss, "Semiconductor investigations with the DLTFS (deep-level transient Fourier spectroscopy)," Ph.D. thesis (University of the Country of Hessen, Kassel, 1991), p. 10.
- <sup>24</sup>See http://www.phystech.de/products/dlts/dlts.htm for FT 1030 HERA-DLTS Theory Manual (last accessed November 21, 2016).
- <sup>25</sup>K. Deng, X. Wang, S. Huang, H. Yin, J. Fan, W. Shi, F. Guo, K. Wei, Y. Zheng, J. Shi, H. Jiang, W. Wang, and X. Liu, Appl. Surf. Sci. 542, 148530 (2021)
- <sup>26</sup>j. Joh and J. A. del Alamo, in 2008 IEEE International Electron Devices Meeting (IEDM) (IEEE, San Francisco, CA, 2008), pp. 1–4.
- <sup>27</sup>G. Snider, ID Poisson/Schrödinger: A Band Diagram Calculator (University of Notre Dame, 1996).