2D Materials



# 2D Materials Nanoelectronics: New Concepts, Fabrication, Characterization From Microwaves up to Optical Spectrum

Mircea Dragoman,\* Adrian Dinescu, and Daniela Dragoman

The paper presents the state-of-the art of nanoelectronic devices based on 2D materials related to the cutting edge of Moore's law. Ballistic electron devices, ferroelectric, and atomically thin heterostructures are analyzed to show the benefits of 2D materials applications in nanoelectronics. It is shown that these new devices fulfill the basic requirements for further developments of new materials and circuits architectures envisaged beyond the Moore law. However, in many aspects, these new devices, concepts, as well as their implementations, are at the very beginning, so that the main obstacles to be overcome and the inherent difficulties to design and fabricate nanoelectronic devices based on single-atom- or few-atoms-thick materials are also presented.

#### 1. Introduction

Moore's law<sup>[1]</sup> is not a physical law, but a development trend that has worked well for more than 50 years, stating that the number of transistors on the same chip area will double each 18 months, so that the dimensions of transistors will reduce with 50% in the above-mentioned duration of time. Later, the initial duration of time was decreased. This law has deep implications in many areas of sciences, such as electronics, communications, and physics, especially solid-state physics, optics, chemistry, and material science. The reason is that Moore's law is in fact the road-map of the development of electronic, computer, and communication industries, that is, the most advanced industries to date, having a very strong influence on all other existing industries. Therefore, the Moore's law approaching its end could be a dramatic event, because the performances of many equipments and services will stall for an undefined period of

Dr. M. Dragoman, Dr. A. Dinescu National Institute for Research and Development in Microtechnology (IMT)

. Str. Érou Iancu Nicolae 126 A, Bucharest-Voluntari 77190, Romania E-mail: mircea.dragoman@imt.ro

Prof. D. Dragoman Physics Faculty Univ. Bucharest

P.O. Box MG-11, Bucharest 077125, Romania

Prof. D. Dragoman Academy of Romanian Scientists Splaiul Independentei 54, Bucharest 050094, Romania

DOI: 10.1002/pssa.201800724

time. This happens because the gate length of Si transistors is reaching very soon the dimensions of few atoms, and short channel effects will disturb very much the functioning of tiny field effect transistors (FETs). Moreover, due to the high degree of integration, implying few billions of transistors integrated on a single chip and requiring tens of billions of metallic interconnects, the produced dissipated heat is so large that it cannot be evacuated with standard and non-expensive cooling systems. Thus, to avoid thermal runaway, the speed of microprocessors was stalled below 3 GHz since two decades.

The state of the art in CMOS VLSI circuits is now at 14 nm node, but 10 nm

node based on FinFETs<sup>[2]</sup> is already in fabrication, while some companies use 7 nm node: TMSC/AMD for Vega-20-GPU and Huawei for the Kunpeng 920 7 nm ARM Processor.

To overcome the difficulties to push further Moore's law, solutions can be found in the history of electronic circuits. The development of FETs with gate lengths less than 100 nm was possible by finding new materials, such that now more than 60 materials from the Mendeleev table are used, rather than the starting 11 materials at the beginning of the integrated circuits era. [3] At the same time, the optical photolithography breakthrough has allowed the systematic reduction of transistor dimensions, so both discoveries in materials and optics have contributed to impressive reduction of circuits in CMOS technology. Since large scale integrated circuits are using optical lithography (in the extreme-ultraviolet (EUV) range), when the features are scaling down below 10 nm the costs of such equipments soar at very high prices. In a recent report, the McKinsey company considers that reaching the 10-11 nm node will imply an increase of the capital costs by 40%, while the R&D investments will rise by 150%.[4]

All these limitations suggest that 2D materials or atomically-thick materials should be considered as having a leading role in the future development of electronics. New circuits architectures for developing new ways of computation, such as neuromorphic computation or quantum computing, are envisaged, as well as reconfigurable high frequency circuits for 5G communications, which are the backbone of the internet of things (IoT).

How will 2D materials devices respond to the above challenges beyond Moore's law? The response we know now is sketched in the remaining of the paper. In what follows, we present first a brief review of 2D materials' physical properties. www.advancedsciencenews.com

new innovative devices.



Mircea Dragoman has graduated at the Electronic Faculty, Polytechnical Institute in Bucharest, in 1980, and received the doctoral degree in electronics in 1991. In the period 1992-1994 he has followed postdoctoral studies at Duisburg University, Germany, as an Alexander

Research Institute in Microtechnologies (IMT). Romania. Presently, he is the head of the Reseach Center of Carbonbased Nanotechnologies.

Adrian Dinescu received both M.Sc. degree (in 1993) and Ph.D. degree (in 2010) in solid state physics from the Faculty of Physics. University of Bucharest, From 1993 to 1997, he was with the National Institute for Electronic Components Research, working in the field of optoelectronic components. Since 1997, he is with IMT-Bucharest, where he is now the

von Humboldt fellow. He is Senior

Researcher I with the National

Head of Nanoscale Structuring and Characterization Laboratory. Presently he is the General manager of IMT. He is involved in micro- and nanoscale characterization using FE-SEM, and in structuring at the nanoscale using Electron Beam Lithography. His expertise also includes: micro- and nanofabrication, and optoelectronic measurements.



Daniela Dragoman received the M. Sc. degree in semiconductor physics from the Faculty of Physics, University of Bucharest, Romania, in 1989, and the Ph.D. degree in optoelectronics from the University of Limerick, Ireland, in 1993. Between 1998-1999 and 2001-2002 she was the recipient of the Humboldt Fellowship award and has

followed postdoctoral studies at University of Mannheim, Germany. She is presently Professor with the Faculty of Physics, University of Bucharest.

# 2. Physical Properties of 2D Materials

This section is a very short review of 2D materials relevant to nanoelectronics. A detailed account of the physics of 2D materials is found in ref. [5] and will not be repeated here, except the main issues about growth, electrical, and mechanical parameters related to nanoelectronic devices based on atomically thin materials. In all following considerations, one-atom-thick materials will be referred to as monolayers, two-atom-thick materials as bilayers, and thicker materials, but not exceeding 10 nm, as multilayers or few-atom thick materials. Today, there are more than 1000 materials which can be obtained as monolayers or few-atoms thick. [6] The large majority of them originate from a category of materials termed van der Waals materials, which are layered structures formed from billions of monolayers held together in the vertical plane by weak van der Waals forces, while in the horizontal plane, that is, in the monolayers' plane, there are strong bonds between atoms (Figure 1).

Then, we discuss about graphene - the best known 2D material -

and the ballistic devices based on it. 2D materials showing

ferroelectricity are presented next, since they are very interesting

for many future applications, followed by 2D materials

heterostructures, which are the source of inspiration of many

Due to the above properties of van der Waals materials, the simple method to obtain a monolayer is to detach monolayers and multilayers using an adhesive tape. This method is famous after using it for years to get graphene monolayers and later transition-metal-dichalcogenides (TMDs). This is still today the main method to obtain 2D materials for studying their physical properties. However, this method cannot be applied for nanoelectronic devices due to the low yield and lack of reproducibility. The single 2D material grown today at the 4 inch and 6 inch Si wafer scale is graphene, grown by CVD (chemical vapor deposition) methods, and such wafers are commercially available. The rest of 2D materials are only occasionally grown on Si wafers, due to the inherent difficulties to grow monolayers with a low rate of defects.

In the case of graphene, we have two main methods to grow monolayers, described in Table 1. A good review about these methods is found in ref. [7]. The most used approach is graphene growth via CVD on Cu substrates, followed by the transfer on the Si/SiO<sub>2</sub> wafer of 4 or even 6 inches. The thickness of SiO<sub>2</sub> is 300 nm, since at this thickness the graphene monolayer is visible at a microscope. [8] More recent methods are proposing the growth of graphene without any transfer process, directly on

Regarding the other 2D materials, the wafer scale growth is not so advanced, although promising results are obtained using various methods such as ALD (atomic layer deposition), CVD, MOCVD (metal-organic chemical vapor deposition) or direct methods such as sputtering, pulsed-laser deposition (PLD) or ebeam methods.<sup>[10]</sup> The number of papers reporting wafer scale nanoelectronic devices based on MoS<sub>2</sub> monolayer are increasing. The first results on MoS2 FETs made on three-atomic layers of MoS<sub>2</sub> grown on Si/SiO<sub>2</sub> by MOVCD were reported in ref. [11], and few-layers of MoS<sub>2</sub> grown on GaN were reported recently.<sup>[12]</sup>

Intensive efforts are underway to grow other 2D materials at the wafer scale for various applications.[13]

Very often, 2D materials nanoelectronic devices are compared with Si devices. However, it is usually neglected to be mentioned that the growth techniques at the wafer level are primitive in comparison to that for the Si monocrystalline wafer, which has now the dimensions of 300 mm (12 inch) with a thickness of 775 µm. On these Si wafers billions of nanoelectronic devices are integrated, the whole fabrication process being automatized and controlled by computers.




Figure 1. Van der Waals materials.

On the other hand, processing and integration of graphene grown by CVD in a 200 mm wafer Si technology is now available at the pilot line level. [14] Also graphene growth on SiC based on the thermal decomposition of Si atoms near the surface due to the different partial pressures of C and Si has advanced, and presently wafers up to 200 mm are available. The quality of the graphene on SiC is the same or even better compared to that grown by CVD methods due to the higher fabrication temperature. [15]

Although the nanoelectronic devices based on 2D materials benefit from all these advanced fabrications techniques, the quality of 2D materials wafers is very low in comparison to Si. This is the research area where we need to focus in the next years if we want to see mature 2D nanoelectronic devices in few years.

The main difference between graphene and other 2D materials is that the carriers' transport in graphene is described by a Dirac-like equation, [5] graphene being a gapless material, while in the case of all other 2D materials the transport of carriers is described by the Schrödinger equation. Therefore, graphene, TMD and other 2D materials will be described separately.

#### 2.1. Physical Properties of Graphene

Graphene monolayers are native 2D electron gas materials where the transport of carriers is described by the Dirac equation. As a result, the density n in graphene monolayers is electrical modulated by a back gate (usually doped Si), according to the relation  $n(V_G) = \varepsilon_0 \varepsilon_d V_G / t e$ , [16] where  $\varepsilon_0$  and  $\varepsilon_d$  are the dielectric permittivities of air and isolation dielectric of the

backgate on which graphene is transferred (SiO<sub>2</sub>, HfO<sub>2</sub>), respectively, and  $V_G$  is the backgate voltage. The Fermi level ( $E_F$ ) in graphene is initially placed at the Dirac point when n=0, and the backgate voltage shifts the Fermi energy level, defining the transport carrier type (n or p) in graphene devices via this unique electrical doping (**Figure 2**). Therefore, the carrier transport in graphene is always ambipolar. Figure 2 shows that graphene has metallic behavior, since it has no bandgap. In deep contrast to semiconductors, electrons and holes in graphene have an identical role, and identical physical properties, at least at low energies and in high quality graphene with a reduced number of defects.

The main physical properties of graphene are found in Table 2.

Graphene monolayers show the highest mean-free-path length at room temperature among all known materials, and therefore their main application in electronics are ballistic devices working up to THz frequencies, as will be shown later. The main challenge of graphene electronics for digital applications is to have simultaneously a high mobility and a large on/off ratio, issue that can be solved using nanopatterned graphene FET channels.

#### 2.2. Physical Properties of 2D Materials

The most studied 2D materials for nanoelectronics are TMDs, having the formula  $MX_2$ , where M is a transition metal and X is a chalcogen, such as S, Te, and Se. All TMDs are known to be semiconductors,  $MoS_2$  and  $WS_2$  being the most studied. There are many reviews where TMD are discussed in detail. [5,25–27] We

Table 1. Graphene growth methods at the Si wafer level.

Material	Method	Yield	Graphene surface
SiC	Thermal decompostion of Si atoms at high temperature	Moderate	Moderate (3–4 inches up to wafers of 200 mm) <sup>[14,15]</sup>
CVD	Gas mixture (CH <sub>4</sub> and H <sub>2</sub> )	Very high	Very large (4–6 inces) <sup>[7–9]</sup>






Figure 2. Electrical doping in graphene.

will present here only the main physical parameters for electronic applications.

The bandgap (see **Table 3**), which is one of the most important parameters in electronic devices, is varying as a function of the material thickness, that is, as a function of the number of monolayers. In the case of  $MoS_2$ , the bandgap is of  $2.4\,\mathrm{eV}$  for a monolayer,  $2.1\,\mathrm{eV}$  for a bilayer, and  $1.6\,\mathrm{eV}$  for few-layers. [29] The mobility of several TMDs, mostly obtained from numerical simulations, is displayed in **Table 4**. [30]

From this table we see that, except Hf-based TMDs, all other TMDs have mobilities lower than Si. So, we cannot expect to use these materials in digital or high-frequency devices, since these nanoelectronic devices will underperform the existing ones on Si. The single 2D material with very high mobility is germanene (18000 cm² Vs⁻¹), but it is unstable in air, as is silicene ( $10^3$ – $10^5$  cm² Vs⁻¹). Both are atomically-thin versions of Ge and Si, respectively, but are, in addition, very difficult to grow. Few examples illustrate this situation. Recently, a 1 bit microprocessor based on 115 MoS₂ FETs was reported. [31] However, despite the impressive progress in the integration of MoS₂ transistors, even if this microprocessor will be extended at 8 bits or 16 bits, it will never compete with a Si microprocessor since the mobility of MoS₂ is lower than Si, and its clock will not exceed 40–60 kHz. In

another example, a FET having silicene as channel and capped with Al<sub>2</sub>O<sub>3</sub> loses its electrical signal in air in about 2 min.<sup>[32]</sup>

The physical properties of materials tell us always which are those that can be used in nanoelectronic devices and circuits, and what are the expectations. As will be seen later, 2D materials have impressive applications in many areas of nanoelectronics.

# 3. Graphene Devices and Circuits at the Waferscale

#### 3.1. Ballistic Graphene Devices

At the macroscopic scale, in semiconductors electrons are moving randomly due to the high scattering rates with impurities and phonons. An applied electric field induces a diffusive electron transport, with a limited mobility, and heat dissipation due to scattering mechanisms. In deep contrast, the ballistic transport is defined as the collisionless transport regime, valid when the dimensions of the sample are smaller than the mean free path  $L_{fp}$ . In the ballistic transport, the carriers become matter waves, which is a direct manifestation of quantum mechanics, [33] and they have the highest possible

Table 2. Main physical properties of graphene. [17]

Parameter	Room temperature values
Mobility	44 000 cm <sup>2</sup> Vs <sup>-1</sup> (intrinsic) <sup>[18]</sup> 100 000 cm <sup>2</sup> Vs <sup>-1</sup> in suspended graphene or in graphene over h-BN <sup>[19]</sup>
Mean free path (ballistic transport at room temperature)	400 nm in good quality graphene monolayer $^{[20]}>1$ mm for graphene encapsulated in BN monolayers $^{[19]}>10$ mm in graphene nanoribbons $^{[21]}$
Thermal conductivity	5000 W $mK^{-1}$ , better than in many metals <sup>[22]</sup>
Bandgap	0 eV in graphene monolayers $>$ 0.1–0.3 eV in graphene nanoribbons <sup>[23]</sup> or nanopatterned graphene <sup>[24]</sup>

www.pss-a.com

Table 3. Bandgap of 2D materials. [17,28]

2D material	$E_{\nu}$ [eV]	$E_c$ [eV]	$E_g$ [eV]	Type of gap	Workfunction (eV)
HfS <sub>2</sub> <sup>[28]</sup>	-6.30	-5.1	1.23	Indirect	-5.7
HfSe <sub>2</sub> <sup>[28]</sup>	-5.4	-4.95	0.45	Indirect	-5.17
$MoS_2^{[17,28]}$	-5.9	-4.3	1.6	Direct	-5.07
$MoSe_2^{[28]}$	-5.2	-3.9	1.31	Direct	-4.6
$WS_2^{[28]}$	-5.5	-3.95	1.54	Direct	-4.70
WSe <sub>2</sub> <sup>[28]</sup>	-4.9	-3.55	1.32	Direct	-4.2

mobility, reaching the speed of c/300 in the case of graphene. In consequence, the Ohm law in ballistic devices connected by ideal metallic contacts is no longer valid, and should be replaced by the Landauer law.

The Landauer law states that:

$$I = \frac{2e}{h} \int M(E)T(E)[f_l(E) - f_r(E)]dE$$
 (1)

where I is the current, E is the energy of electrons,  $f_1(E)$  and  $f_{*}(E)$  are the Fermi-Dirac quasi-distribution functions in the left and right contacts between which a bias voltage V is applied, M is the number of transverse modes and T is the quantum probability of an electron injected in one contact to be transmitted to the other. The presence of T(E) in the above law shows the quantum nature of ballistic transport, while I – the current – is a macroscopic manifestation of the quantum nature of ballistic transport. The mean free path is a measure of the distance between successive electron collisions with impurities or phonons and is about tens of nanometers in polycrystalline metallic films and about tens of micrometers in high-mobility semiconductors at low temperatures (T < 4 K). Thus, due to the high mobility and very reduced heat dissipation, ballistic electron devices are appealing for the post-Moore era, but, however, they must work at room temperature. Graphene monolayer has a very large  $L_{fp}$  at room temperature (see above Table 2), while  $L_{fp}$  in Si is only 2 nm. Other semiconductor nanostructures show high mean-free paths at room-temperature, such as InAs nanowires ( $L_{fp} = 150 \,\mathrm{nm}$ ), or InSb/AlInSb quantum wells ( $L_{fp} = 589 \, \text{nm}$ ). We have displayed in **Figure 3** a schematic representation of diffusive and ballistic transport in a FET, for comparison.

Ballistic transistors at room temperature are a longstanding expectation of nanoelectronics, especially in THz signal

Table 4. The mobility of the few TMDs. [17,30]

2D material	Mobility [cm <sup>2</sup> Vs <sup>-1</sup> ]	$m_{\mathrm{eff}}$ (y–K) $\times$ $m_{e}$	$m_{\mathrm{eff}}$ (K–M) $\times$ $m_{e}$
HfS <sub>2</sub> <sup>[30]</sup>	1833	3.30	0.24
HfSe <sub>2</sub> <sup>[30]</sup>	3579	3.10	0.18
MoS <sub>2</sub> <sup>[17,30]</sup>	340	0.45	0.45
$MoSe_2^{[30]}$	240	0.52	0.52
WSe <sub>2</sub> <sup>[30]</sup>	0.33	0.31	705
$WS_2^{[30]}$	1130	0.24	0.26

emission and detection, where transistors based on drift-diffusive transport cannot work. The first attempts of ballistic transistors involving semiconductor heterostructures working in THz were based on carrier plasma instabilities. [34,35] Ballistic devices such as the ballistic rectifier (BR), which is an asymmetric four-terminal cross-junction based on ballistic carrier transport is able to rectify alternative currents. Such BRs were implemented as a junctionless diode used as an InGaAs/InAlAs/ InP deflection transistor [36] or in graphene. [37]

We have developed the first ballistic graphene FET working at room temperature trying to solve two basic issues: i) to obtain a nonlinear drain current–drain voltage  $(I_D-V_D)$  characteristic knowing that the non-ballistic graphene monolayers FETs have a linear  $I_D-V_D$  dependence, acting as voltage-controlled resistances and ii) to obtain amplification knowing that non-ballistic graphene monolayer FETs show no amplification, the ratio between transconductance  $g_m$  and drain conductance being less than 1. Equation (1) is a strongly nonlinear dependence between current and voltage in the ballistic regime, so it was expected that  $I_D-V_D$  will become strongly nonlinear at certain gate voltages  $V_G$ .

However, there is a very detrimental effect in graphene ballistic transport, not encountered anywhere in other 2D materials, due to the Dirac transport equation of carriers. The effect is called Klein paradox, and it states that the transmission coefficient T (see Equation (1)) cannot be modulated by electrostatic gates at normal incidence because in this case, always, T=1. Therefore, our ballistic graphene FETs geometry have oblique gates at an inclination of  $45^{\circ}$  with respect to the drain (D)-source (S) axis. This allows the modulation of T(E) between 0 and 1 at various drain voltages. There is an energy region where T(E) is abruptly decreasing to zero, meaning that the current decreases when the energy/voltage is increasing and, as a result, a negative differential resistance (NDR) region is occurring. [38] Thus, the ballistic transport is accompanied by NDR regions in graphene ballistic transistors (see Figure 4).

The above ballistic graphene FET having an oblique gate was fabricated on a 4 inch wafer of graphene monolayer transferred on a  $\text{Si/SiO}_2$  wafer. The gate insulation was HSQ, with a thickness of  $50\,\text{nm}$ , and the distance between D and S was  $400\,\text{nm}$ . The gate length was  $40\,\text{nm}$ .

NDR regions in the dependence  $I_D - V_D$  at room temperature, showing a peak-to-valley-ratio (PVR) of 9, were measured in the ballistic FET with a tilted top gate at 45° mentioned above. The top and the back gates were able to change the NDR, modifying the PVR in the range 7–9 (see **Figure 5**).

We have further fabricated, at the 4 inch wafer scale, a ballistic graphene FET working at room temperature, using a double-gate configuration, with both gates tilted at  $45^{\circ}$ . In this situation, the gate lengths are 30 nm and are separated by 40 nm, while the distance between D and S is only 190 nm. The isolation gate oxide is also HSQ, with a 40 nm thickness (see **Figure 6a**). In Figure 6a, we have displayed the SEM photo of the double-gate graphene FET. The dark rectangle is the HSQ deposited over the graphene channel, and the two gates are located over HSQ. Both graphene ballistic FET transistors, with single and double tilted gates, are working at very high frequencies since their cutoff frequency exceeds 3 THz.

The  $I_D - V_D$  dependence at various gate voltages is strongly nonlinear, showing saturation regions and, at some gate




Figure 3. The drift-difussive transport and the ballistic transport in a FET.

voltages, and an NDR behavior (Figure 6b). The maximum transconductance  $g_m$  is  $1.42\,\mathrm{mS}\,\mathrm{\mu m}^{-1}$  at  $V_D=3\,\mathrm{V}$  and  $V_{TG}=-0.5\,\mathrm{V}$ , being among the largest in graphene FETs. The NDR is manifested in the drain conductance  $g_D$  behavior, which is decreasing very much, and the ratio  $g_m/g_d$  becomes >50 in the gain range corresponding to a drain voltage range of  $1.5-2.5\,\mathrm{V}$ , so we have amplification. Further, we have illuminated the D-S region with a red laser having a power of  $P=0.5\,\mathrm{mW}$  and a spot diameter of  $1.5\,\mathrm{mm}$ . The responsivity was  $2.8\times10^5\,\mathrm{A/W}$ , which is an unprecedented large value for graphene, because the generated photo-carriers have almost no time for recombination, being transported ballistic between D and S.

We have recently designed and fabricated at wafer scale quantum gates working at room temperature based on ballistic transport in graphene. There is an increased interest for quantum computing, and very large companies offer cloud access at the first quantum computers built with superconducting circuits. These computers have very large dimensions and work in the mK temperature range.

The paradigm of quantum computers is the vanishing of the coherence of wave functions, termed decoherence. A quantum computation could last few ms, during which billions of operations take place, but after this short time decoherence destroys all quantum operations and the computer must be reset. A solution is the computation with ballistic devices, where in the absence of large variations of temperature and due to low imperfections at the edges of ballistic devices the coherence is not lost. Using e-beam lithography we have fabricated and measured one-qubit Hadamard or NOT gates and a one-qubit modified Deutsch-Jozsa (DJ) quantum algorithm circuit on 4

inch wafer of graphene monolayer transferred on  $\mathrm{Si/SiO_2}$  wafer by Graphenea. The electrical measurements have shown that the quantum coherence is present in these devices. For more details, see ref. [41] and the references herein. In **Figure 7**, we show the SEM photo of the Hadamard gate.

The above quantum gate is formed from an Y-shaped junction designed to support one mode, which is creating a superposition of  $|0\rangle$  and  $|1\rangle$  quantum logic states, defined as the wavefunctions of the upper and lower branches of the Y-junction. After the Y-junction the output is  $(|0\rangle + |1\rangle)/\sqrt{2}$ . The interference junction of length L is designed to support two modes. The two output currents measured at the end of the interference region are depending on the phase difference between the propagating modes in the interference region, given by

$$\Delta\phi(E, U_G, L) = L \left[ \sqrt{(E - U_G)^2 / (\hbar \nu_F)^2 - (2\pi/W)^2} - \sqrt{(E - U_G)^2 / (\hbar \nu_F)^2 - (\pi/W)^2} \right]$$
(2)

Thus, the ratio between the two output currents is dependent on the backgate voltage. This fact was experimentally demonstrated by measuring the output currents as a function of the backgate voltage, and it was observed that their ratio strongly depends on the backgate voltage. [41] As such, the quantum coherence is evidenced. We note that if the transport is not ballistic, the ratio between the two currents is independent of the backgate voltage and no coherence is present.




Figure 4. The principle of ballistic FETs based on graphene monolayers working at room temperature: (a) inclined gate graphene FET, and (b) transmission and current of ballistic graphene FET.




Figure 5. The NDR of the ballistic graphene FET with inclined gate at  $V_{TG} = 0 \text{ V}$  (red dashed line), 0.5 V (blue dotted line) and 1 V (solid red line). Reproduced with permission. [59] Copyright 2017, Institute of Physics, UK.

The actual quantum computers are based on superconducting Josephson junctions (JJs). Ballistic superconducting JJs based on graphene were recently reported as the most advanced superconducting devices. JJs are SIS structures, an insulator (I) being sandwiched between two superconducting (S) metals. We know that in each superconductor the carriers can be described by a single wavefunction and the Josephson coupling is determined

by the phase difference between the two superconductors  $\Phi$ . Thus, in JJs, the carriers are tunneling the insulator, and the current is dependent on  $\Phi$ , which is the prerequisite for quantum computing, as seen above in the case of ballistic quantum gates. The JJ can be made not only in the SIS configuration, but in a weak link configuration, in which in the proximity of superconductors are placed nanoconstrictions, 2D




Figure 6. a) The double gate ballistic graphene FET working at room temperature. b) The  $I_D$ – $V_D$  dependence at various gate voltages when when both gates have the same values written in the inset. Reproduced with permission. (40) Copyright 2016, AIP Publishing.




Figure 7. The graphene Hadamard gate.

electron gas semiconductors, carbon nanotubes, or nanowires having a dimension L less than the coherence length of the superconductors,  $\xi$ . All devices are based on the superconducting proximity effect. Additionally, if the JJ is ballistic, the dimension L should be smaller than  $L_{fp}$  — the mean free path.

There are two types of ballistic graphene JJs: i) with in-plane electrodes and ii) with vertical electrodes (see Figure 8). Considering that these graphene IJs must be fabricated at the wafer scale since in a quantum computer there are thousands of JJ junctions inside superconducting circuits, [44] both configurations have some drawbacks. In the first graphene JJ configuration, the roughness of the electrode edges must be small; otherwise the ballistic transport of carriers is deteriorated, this problem being the same as in the case of ballistic quantum gates reported above. [45] This configuration is fully compatible with CMOS technology. The second configuration, [43] with graphene placed between two metals, eventually with graphene sandwiched between two hexagonal boron nitride (h-BN) layers to reduce the scattering between graphene and electrodes, is more difficult to fabricate at the wafer scale, being actually beyond the state of the art of graphene fabrication processes.

# 3.2. Graphene Nanoelectronic Devices with Induced Bandgap

We have pointed out in section 3.1 that in graphene monolayers, the charge carriers attain unprecedented high mobilities. However, these mobilities are measured in special conditions and in special structures, such as graphene suspended structures, which cannot survive in air. Any FET needs to be based on a material with bandgap, this allowing the switching between an off and an on state, the key concept of any digital integrated circuit. Since graphene monolayers have no bandgap, there are various methods to induce it, but the mobility is downgraded at values which are often lower than in Si.

One way to improve the actual state of the art of graphene FETs is to pattern the graphene channel with nanosized holes of different forms, the most widespread being circular holes, [46] which could show ballistic transport. [47] We have reported that encapsulated graphene FETs, fabricated at the wafer scale and having a nanoperforated channel made by e-beam lithography, show saturation and blocking regions (on and off states), which are tunable via the top gate voltage. The on/off ratio is  $2\times10^3$  at room temperature and the mobility is of 2200 cm<sup>2</sup> Vs<sup>-1</sup>, which is higher than in many TMDs monolayers and even Si.[48] Continuing along this path, we have solved recently the graphene electronic conundrum, that is, high mobility and high on-off ratio at the wafer level. In this respect, we have fabricated nanopatterned graphene FETs at the wafer level, having all the width  $W=2\,\mu m$ , and nanopatterned holes with diameters of 20 nm, distanced at 100 nm on horizontal and vertical directions, inducing a bandgap of 0.3 eV. [49] We have varied the length of the transistors and measured all FET parameters, observing that the mobility of nanopatterned FETs varies significantly with the channel length, as displayed in the table below at the gate voltage of 0.5 V. The on/off ratio was at least 103 in all the measured range of drain voltage, between 1 mV and 2 V, irrespective of the length. The dielectric gate is

So, depending on the nanopatterned graphene channel length we can obtain mobilities comparable to that of semiconductors such as InP, GaAs, GaN, or Si.




Figure 8. Ballistic Josephson graphene junctions with in-plane electrodes (left) and vertical electrodes (right).




Figure 9. a) The nanopatterned graphene FET. b) The nanopatterned channel of  $2\,\mu m$  length. c) The transconductance at various drain voltages indicated in the inset. Reproduced with permission. [49] Copyright 2018, Elsevier.

Nanopatterned channel length (mm)	Mobility [cm <sup>2</sup> Vs <sup>-1</sup> ]		
1	10 400		
2	5500		
3	4000		
4	2500		
7	1000		
8	550		

The above mobility was calculated from experimental data based on the formula  $\mu = g_m L/WC_g|V_D| = g_m Lt/\varepsilon W|V_D|$  in which  $g_m = \partial I_D/\partial V_G$  (see **Figure 9c**) is the transconductance, L (see the **Table 5** above) and  $W=2\,\mu\mathrm{m}$  are the length and the

**Table 6.** Dependence of ferroelectric parameters on dopant (values from ref. [57]).

Dopant	Concentration [%]	$P_r [\text{mC cm}^{-2}]$	$E_c$ [MV cm <sup>-1</sup> ]
Zr	50	17	1
Υ	5.2	24	1.2–1.5
Al	4.8	16	1.3







Figure 10. a) The phased array antenna, and b) detail of the antenna array to show HfZrO phase shifter. Part (b) reproduced with permission.<sup>[61]</sup> Copyright 2018, IET.

width of the GFET channel. Further,  $C_g$  is the gate capacitance per unit area, t=40 nm is the thickness of the gate dielectric, and  $\varepsilon=\varepsilon_0\varepsilon_r$ , with  $\varepsilon_0$  the vacuum permittivity and  $\varepsilon_r=3.3$  the relative dielectric permittivity.

An optical image of the graphene nanopatterned FETs can be seen in Figure 9a,b.

There is another recent way to obtain high mobility and high on/off ratio: by nanopatterning the SiO<sub>2</sub> substrate and not the







Figure 11. HfZrO/Si and graphene/HfZrO/Si memories.

www.pss-a.com



**Figure 12.** The memory window for MFS and GMFS (left axis) and the enhancement factor R (right axis). Reproduced with permission.<sup>[62]</sup> Copyright 2018, Institute of Physics, UK.

graphene. [50] A huge mobility of 300 000 cm<sup>2</sup> Vs<sup>-1</sup> of a graphene monolayer encapsuled in h-BN monolayers was obtained in this way, but at 250 mK. It remains to be seen if the technological processes are fully compatible at the wafer level, and to determine the mobility at room temperature, and only afterwards to build a graphene FET based on these findings.

## 4. 2D Ferroelectrics and Their Applications

We assist now at the rise of 2D ferroelectrics. [51] Intercorrelated in-plane and out-of-plane ferroelectricity, as well as in-plane ferroelectricity, were observed in few layers of the van der Waals semiconductor  $In_2Se_3$  (see ref. [52] and references therein), and in-plane ferroelectricity was found in few-layers and monolayers of the semiconductor SnTe grown on graphene on SiC. [53]

The applications of 2D ferroelectrics mentioned above are targeting FeRAM (ferroelectric random access memory memories), but researches are at the very beginning since ferroelectricity was evidenced using piezo force microscopy (PFM) and other advanced methods of characterization, without any further application.




Figure 13. A 2D HfZrO transistor in backgate configuration.

However, by far, the most advanced 2D ferroelectrics are doped  $HfO_2$ , with a thickness within the range of few atomic layers, not exceeding 5–6 nm. The ferroelectricity in  $HfO_2$  originates from an orthorhombic crystalline structure as a result of doping. [54–56]

There is a direct link between the doping material and the  $HfO_2$ -based ferroelectric parameters, as can be seen from **Table 6**.

The most used HfO<sub>2</sub>-based ferroelectric is that doped with Zr, termed further as HfZrO. The advantage of HfZrO is that it is fully CMOS compatible, in deep contrast with other ferroelectrics, and can be grown at the Si wafer scale.

The tunability of high-frequency circuits is a prerequisite for developing further the future communications systems such as 5G or Internet of Things (IoT). Ferroelectrics are the best choice in this respect, since their electrical permittivity is dependent on the applied DC voltage. Thus, amplifiers, filters, and antenna arrays can be tuned by ferroelectrics. [58] but this approach is almost abandoned today due to the fact that the applied DC voltages attain tens of volts. However, we have demonstrated that extraordinary tunability of microwave devices can be obtained at very low DC voltages, not exceeding  $\pm 3 \, \text{V}^{[59]}$  In this respect, we have demonstrated that the phase shift of an interdigitated phase shifter in coplanar technology, fabricated at the wafer scale on HfZrO/high resistivity Si, is  $60^{\circ}$  at 1 GHz and  $13^{\circ}$  at 10 GHz, if the applied DC voltage is within the range  $\pm$  3 V. The DC voltage is so low that it can be provided by a battery.<sup>[60]</sup> Moreover, by integrating two such phase shifters in the arm of an antenna array consisting of two patch antennas we have shown that the HfZrO phased antenna array is able to steer the radiation pattern at 2.55 GHz with 250 for very low bias voltages, of  $\pm 1 \, \text{V}^{[61]}$  (see **Figure 10**a,b).

Very recently, we have designed and fabricated HfZrO memories based on the graphene monolayer/ferroelectric (HfZrO)/semiconductor/metal configuration<sup>[62]</sup> depicted in **Figure 11**. The memory windows of graphene-based HfZrO memories are 3–4 times larger than those of ferroelectric memories without graphene; the ratio is increasing after annealing. This enhancement of the memory is produced due to the additional electric field applied by the graphene monolayer on the HfZrO ferroelectric, as well as due to the negative thermal expansion coefficient of the graphene monolayer.

In **Figure 12** we have depicted the memory windows on the left axis for MFS (metal-ferroelectric metal) and GMFS (graphene-MFS) capacitors), and their ratio R (right axis) before (solid line) and after (dashed line) thermal annealing (at 80 °C for 24 h). We can see that R attains the record value of about 17.35 in the range (-4,4) V, when a graphene monolayer is inserting in the MFS.

Another important application is in low-power transistors for which the subthreshold swing (SS) must be lowered than the 60 mV/decade value, typical for CMOS transistors, using ferroelectric negative capacitance FETs.<sup>[63]</sup> This approach is of outmost importance for electronics beyond Moore law, being a vector in the era of hyper-scaling electronics.<sup>[64]</sup>

The thermal limitation is visible in the SS given by:

$$SS = \partial V_G / \partial (\log I_D) = (\partial V_G / \partial \phi_S) (\partial \phi_S / \partial (\log I_D))$$
  
=  $(\partial V_G / \partial \phi_S) (k_B T \ln 10/q)$  (3)

Table 7. The SS of FETs based on the negative capacitance of HfZrO.

Transistor type	Gate length [nm]	I <sub>D</sub> −V <sub>G</sub> hysteresis	SS at room temperature [mV dec <sup>-1</sup> ]	Ref.
FET MoS <sub>2</sub> channel (backgate)	1000	Yes	6	[66]
FET MoS <sub>2</sub> monolayer channel (back-gate)	2000	No	20	[67]

We see from the above formula that  $k_BT\ln 10/q$  is 60 mV/decade at room temperature, and this is the main obstacle of CMOS transistors in switching faster and reducing power consumption.

However, any ferroelectric could decrease the SS below 60 mV/decade by noting that SS is  $(\partial V_G/\partial \phi_S)k_BT \ln 10/q = m \times 60$  mV/decade where

$$m = 1 + C_G/C_S \tag{4}$$

In the above formula,  $C_G$  is the gate capacitance, while  $C_S$  is the semiconductor capacitance, both capacitances being connected in series.

If  $C_G$  originates from a ferroelectric, it is a negative capacitance, so that the total capacitance of the transistor  $1/C = (1/C_G + 1/C_S)$  while m is less than 1.

Such a negative capacitance can be achieved in a 2D HfZrO transistor in the backgate configuration, as that depicted in **Figure 13**. The thin dielectric layer has the role of isolating the charges in the 2D material channel from the charges in the ferroelectric.

The main transistor characteristics must show no hysteresis for low-power logical applications. There are several methods to achieve this goal.  $^{[65]}$  In **Table 7**, we find some data regarding ferroelectric transistors where the channel is a  $MoS_2$  monolayer and the ferroelectric is HfZrO.

Both results are very new, the SS is indeed much smaller than 60 mV/decade, and it remains to be seen if this solution will extend at the level of complex circuits.




Figure 14. The induced heterostructure via screening.




Figure 15. The 2D hetrostructure formed by different layers thicknesses.

#### 5. 2D Heterostructures

The most promising device applications of 2D materials are 2D heterostructures. The reason is that band engineering is the key physical concept, which is at the foundation of many modern electronic devices such as resonant FETs, tunneling diodes, lasers, and photodetectors. Initially, band engineering was used for AIII-BV semiconductor compounds, such as GaAs/AlGaAs,<sup>[68]</sup> but now an entire part of semiconductor industry is relies on it. However, van der Waals epitaxy of 2D materials was able to produce up to now devices similar to heterostructure semiconductor devices, such as tunneling devices, or even heterostructure lasers. However, the growth methods of such 2D heterostructures are much less developed compared with those for semiconductor compounds, which are based on molecular beam epitaxy (MBE) and MOCVD and CVD growth.

Typically, semiconductor heterostructures are based on epitaxial methods where between an overlayer and a substrate there are strong chemical bonds originating from interface dangling bonds. On the contrary, in the case of van der Waals epitaxy there are no chemical bonds between monolayers, these




Figure 16. RTD based on a heterostructure formed from two TMDs.





Figure 17. Nonvolatile memory based on MoS2/graphene.

bonds being found only in in-plane monolayers. The absence of dangling bonds between monolayers allows the fabrication of quality heterostructures with 40% lattice mismatch, [69] which is impossible in the case of semiconductor heterostructures where lattice matching is a fundamental prerequisite. We note that graphene and TMDs are dangling bonds-free monolayers and van der Waals epitaxy is possible due to this unique property of van der Waals materials.

Although the van der Waals epitaxy is 50 years old, it was rediscovered in the context of 2D materials. [70] There are other methods to grow 2D heterostructures, such as mechanical transfer, CVD, electrostatic assembly of monolayers, and Langmuir-Blodgett assembly. Two very recent review papers are explaining these methods in detail. [71,72]

There are also new approaches to build heterostructures using 2D materials. This is the case of lateral heterostructures. In the first example, such a heterostructure is based on the fact that in 2D materials the screening is reduced as a result of strong Coulomb interactions (see **Figure 14**). The screening can be engineered via the dielectric permittivity, and so the bandgap is changing its common meaning, of intrinsic parameter, since it depends of the



**Figure 18.** The graphene/MoS $_{2-x}$ O/graphene memristor.

dielectric permittivity of the surrounding medium. The bandgap is decreasing when the electrical permittivity is increasing.

This effect is named dielectric-induced bandgap renormalization<sup>[73]</sup> and this effect is opening a new way of bandgap engineering. Very recently, this concept was experimentally tested via a lateral heterotructure based on two dielectrics<sup>[74]</sup>: cytop, having  $\varepsilon_r = 2$ , and hBN, with  $\varepsilon_r = 6$ , which induce a type I heterostructure with a bandgap offset of 90 meV.

As a second example, another heterostructure of type I could be generated by varying the thickness of TMD, as in ref. [75]. TMD monolayers have a direct bandgap, which becomes indirect when the number of layers is increased. The heterostructure is presented in **Figure 15**.

Few examples of 2D heterostructures are given below. The first example is a resonant tunneling diode (RTD) based on  $MoS_2/WSe_2/graphene$  and  $WSe_2/MoS_2/graphene$ , <sup>[76]</sup> depicted in **Figure 16**. The two dissimilar TMDs are grown on graphene multilayer, which is epitaxially grown, in turn, on 6H-SiC.

Although the negative differential resistance (NDR) region in the current-voltage dependence is obtained, the currents are rather weak, around 0.1 nA at room temperature, while the peak-valley ratio of the NDR is 2–3.

In another example, nonvolatile memories could be implemented using  $MoS_2$ /graphene heterostructures with resistive electrodes. Four orders of magnitudes are found between program and erase states. <sup>[77]</sup> This memory is schematically represented in **Figure 17** and is based on a floating gate isolated by various dielectrics from  $MoS_2$  and the metallic electrodes. The drain current versus gate voltage dependence has a hysteretic behavior, and at the drain voltage of  $50\,\text{mV}$  there is a  $8\,\text{V}$  wide memory window. When the top gate voltage is positive, the electrons are tunneling from the  $MoS_2$  channel to the graphene floating gate and remain trapped in graphene. On the contrary, when a negative top gate voltage is applied, the trapped electrons are released from the graphene floating gate and the device is reset.

The memristor is another modern device where atomicallythin heterostructures could play an important role. The memristor is a nonlinear circuit element having a pinched hysteretic voltage-current dependence. Thus, the resistance of the memristor depends on the history of the applied voltage, being the electrical analogue of a brain synapse.<sup>[78]</sup> Recently, a 2D




Figure 19. The 2D HBT transistor.

heterostructure graphene/ $MoS_{2-x}O/graphene$  was used as a memristor with impressive performances. <sup>[79]</sup> The device consists of a graphene/ $MoS_{2-x}O/graphene$  heterostructure on Si/SiO<sub>2</sub> wafer and displays an on/off ratio of  $10^7$  with maximum currents exceeding 1 mA, and is able to work at 340 °C. The device is represented in **Figure 18**.

Vertical transistors, such as tunneling transistors and heterobipolar transistors (HBTs) are another promising application of vdW heterostructures. A very recent review regarding these issues is ref. [80]. These vertical transistors are especially appealing for low power applications and high frequency applications. Although research on this subject is just starting, some important results were already obtained. For example, a vertical heterostructure bipolar transistor was recently reported having a high current amplification. [81] The 2D material HBT is depicted in **Figure 19**. The transistor consists of  $p\text{-WeSe}_2$  multilayers with the thickness of 8 nm sandwiched between two  $n\text{-MoS}_2$  multilayers (10 nm thickness). This is an n-p-n-t transistor where the emitter E and collector C are MoS $_2$  while the base B is WSe $_2$ . This HBT shows a current density of  $1.3\,\text{A}\,\text{cm}^{-2}$  and a current amplification factor  $\beta$  = 150, values which are comparable with HBT based on semiconductors.

#### 6. Conclusions

Nanoelectronics nowadays is at crossroads since the Moore law is announcing its end. The atomic scale electronics is a main vector of research today, but it is at the very beginning. We have presented in this paper a state of art of various devices and circuits fabricated all at the wafer scale, and able to be developed in the future, that is, ballistic electronics, including quantum computing, 2D ferroelectrics compatible with CMOS technology high-frequency devices, memories, and low-power transistors.

## **Acknowledgements**

The authors acknowledge the financial support of project GRAPHE-NEFERRO grant of Ministry of Research and Innovation, CNCS-UEFISCDI, number PN-III-P4-ID-PCCF-2016-0033.

#### Conflict of Interest

The authors declare no conflict of interest.

## **Keywords**

2D materials, ballistic devices, ferroelectrics, piezoelectrics, thermoelectrics

Received: September 16, 2018 Revised: March 2, 2019 Published online:

- [1] G. E. Moore, Electronics 1965, 38, 114.
- [2] T. Song, W. Rim, S. Park, Y. Kim, G. Yang, H. Kim, S. Baek, J. Jung, B. Kwon, S. Cho, H. Jung, Y. Choo, J. Choi, *IEEE J. Solid-State Circuits* 2017, 52, 7240.
- [3] M. L. Green, C. L. Choi, J. R. Hattrick-Simpers, A. M. Joshi, I. Takeuchi, S. C. Barron, E. Campo, T. Chiang, S. Empedocles, J. M. Gregoire, A. G. Kusne, J. Martin, A. Mehta, K. Persson, Z. Trautt, J. Van Duren, A. Zakutayev, *Appl. Phys. Rev.* 2017, 4, 011105.
- [4] Graphenea, https://www.graphenea.com/blogs/graphene-news/mckinsey-estimates-a-70-billion-market-for-graphene-semiconductors-in-2030, April 2018.
- [5] M. Dragoman, D. Dragoman, 2D Nanoelectronics. Physics and Devices of Atomically Thin Materials, Springer, Cham, Switzerland 2017.
- [6] F. Schwierz, 2D Electronics A promising option or a type C Hype cycle? in Proc. 2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM), IEEE, USA 2018, 233.
- [7] K. E. Whitener, Jr., P. E. Sheehan, Diam Relat Mater. 2014, 46, 25.
- [8] J. Kim, F. Kim, J. Huang, Mater. Today 2010, 13, 28.
- [9] G. Kaur, K. Kavitha, I. Lahiri, Crit. Rev. Solid State Mater. Sci. https://doi.org/10.1080/10408436.2018.1433630.
- [10] W. Choi, N. Choudhary, G. H. Han, J. Park, D. Akinwande, Y. H. Lee, Mater. Today 2017, 20, 116.
- [11] K. Kang, S. Xie, L. Huang, Y. Han, P. Y. Huang, K. F. Mak, C.-J. Kim, D. Muller, J. Park, 2015, 520, 656.
- [12] N. Goel, R. Kumar, B. Roul, M. Kumar, S. B. Krupanidhi, J. Phys. D 2018, 51, 374003.
- [13] D. Geng, H. Y. Yang, Adv. Mater. 2018, 30, 1800865.
- [14] M. Lisker, M. Lukosius, M. Fraschke, J. Kitzmann, J. Dabrowski, O. Fursenko, P. Kulse, K. Schulz, A. Krüger, J. Drews, S. Schulze, D. Wolansky, A. M. Schubert, J. Katzer, D. Stolarek, I. Costina, A. Wolf, G. Dziallas, F. Coccetti, A. Mai, *Microelectronics* 2019, 205, 44
- [15] W. A. de Heer, C. Berger, X. Wu, M. Sprinkle, Y. Hu, M. Ruan, J. A. Stroscio, P. N. First, R. Haddon, B. Piot, C. Faugeras, M. Potemski, J.-S. Moon, J. Phys. D 2010, 43, 374007.
- [16] K. S. Novoselov, A. K. Geim, S. V. Morozov, D. Jiang, Y. Zhang, S. V. Dubonos, I. V. Grigorieva, A. A. Firsov, Science 2004, 306, 666.



#### www.advancedsciencenews.com



www.pss-a.com

- [17] M. Dragoman, D. Dragoman, I. Tiginyanu, Semicond. Sci. Technol. 2017, 32, 033001.
- [18] R. S. Shishir, D. K. Ferry, J. Phys.: Condens. Matter 2009, 21, 232204.
- [19] A. S. Mayorov, R. V. Gorbachev, S. V. Morozov, L. Britnell, R. Jail, L. A. Ponomarenko, K. S. Novoselov, K. Watanabe, T. Taniguchi, A. K. Geim, *Nano Lett.* 2011, 11, 2396.
- [20] M. Dragoman, D. Dragoman, G. Deligiorgis, G. Konstantinidis, D. Neculoiu, A. Cismaru, R. Plana, J. Appl. Phys. 2009, 106, 044312.
- [21] J. Baringhaus, J. M. Ruan, F. Edler, A. Tejeda, M. Sicot, A. Taleb-, Ibrahimi, A.-P. Li, Z. Jiang, E. H. Conrad, C. Berger, C. Tegenkamp, W. A. de Heer, *Nature* 2014, 506, 349.
- [22] A. Balandin, Nat. Mater. 2011, 10, 569.
- [23] A. Celis, M. N. Nair, A. Taleb-Ibrahimi, E. H. Conrad, C. Berger, W. A. de Heer, A. Tejeda, J. Phys. D 2016, 49, 143001.
- [24] W. Yuan, J. Chen, G. Shi, Mater. Today 2014, 17, 77.
- [25] M. Houssa, A. Dimoullas, A. Molle, 2D materials for Nanoelectronics, CRC Press, Boca Raton, USA 2016.
- [26] A. V. Kolobov, J. Tominaga, Two-dimensional Transition-Metal Dichalcogenides, Springer, Cham, Switzerland 2016.
- [27] P. Avouris, T. F. Heinz, T. Low, 2D materials Properties and Devices, Cambridge Univ. Press, Cambridge, UK 2017.
- [28] C. Gong, H. Zhang, W. Wang, L. Colombo, R. M. Wallace, K. Cho, Appl. Phys. Lett. 2013, 103, 053513.
- [29] Y. L. Huang, Y. Chen, W. Zhang, S. Y. Quek, C.-H. Chen, L.-J. Li, W.-T. Hsu, W.-H. Chang, Y. J. Zheng, W. Chen, A. T. S. Wee, *Nature Commun.* 2015. 6. 6298.
- [30] W. Zhang, Z. Huang, W. Zhang, Y. Li, Nano Res. 2014, 7, 173.
- [31] S. Wachter, D. K. Polyushkin, O. Bethge, T. Mueller, Nature Commun. 2017. 8, 14948.
- [32] L. Tao, E. Cinquanta, D. Chiappe, C. Grazzianetti, M. Fanciulli, M. Dubey, A. Molle, D. Akinwande, Nature Nanotechnol. 2015, 10, 227.
- [33] S. Datta, Electronic Transport in Mesoscopic Systems, Cambridge University Press, Cambridge, U.K. 1997.
- [34] J. Lusakowski, W. Knap, N. Dyakonova, L. Varani, J. Mateos, T. Gonzalez, Y. Roelens, S. Bollaert, A. Cappy, J. Appl. Phys. 2005, 97, 064307.
- [35] W. Knap, F. Teppe, N. Dyakonova, D. Coquillat, J. Łusakowski, J. Phys.: Condens. Matter 2008, 20, 384205.
- [36] Q. Diduck, H. Irie, M. Margala, Int. J. High Speed Electronics and Systems 2009, 19, 23.
- [37] G. Auton, D. B. But, J. Zhang, E. Hill, D. Coquillat, C. Consejo, P. Nouvel, W. Knap, L. Varani, F. Teppe, J. Torres, A. Song, *Nano Lett.* 2017, 17, 7015.
- [38] D. Dragoman, M. Dragoman, Appl. Phys. Lett. 2007, 90, 143111.
- [39] M. Dragoman, A. Dinescu, D. Dragoman, Nanotechnology 2014, 25, 41520.
- [40] M. Dragoman, A. Dinescu, D. Dragoman, J. Appl. Phys. 2016, 119, 244305.
- [41] M. Dragoman, A. Dinescu, D. Dragoman, IEEE Trans. Nanotechnol. 2018. 17, 362.
- [42] G.-H. Lee, H.-J. Lee, Rep. Prog. Phys. 2018, 81, 056502.
- [43] G.-H. Lee, S. Kim, S.-H. Jhi, H-J. Lee, Nat. Commun. 2015, 6, 6181.
- [44] G. Wendin, Rep. Prog. Phys. 2017, 80, 106001.
- [45] T. Li, J. Gallop, L. Hao, E. Romans, Supercond. Sci. Technol. 2018, 31, 045004.
- [46] J. Yang, M. Ma, L. Li, Y. Zhang, W. Huang, X. Dong, *Nanoscale* 2014, 6, 13301.
- [47] A. Sandner, T. Preis, C. Schell, P. Giudici, K. Watanabe, T. Taniguchi, D. Weiss, J. Eroms, Nano Lett. 2015, 15, 8402.
- [48] M. Dragoman, A. Dinescu, D. Dragoman, Nanotechnology 2017, 28, 015201.
- [49] M. Dragoman, A. Dinescu, D. Dragoman, Physica E 2018, 97, 296.
- [50] C. Forsythe, X. Zhou, K. Watanabe, T. Taniguchi, A. Pasupathy, P. Moon, M. Koshino, P. Kim, C. R. Dean, Nat. Nanotechnol. 2018, 13, 566.

- [51] M. Wu, P. Jena, Wires Molecular Sci. 2018, 8, e1365.
- [52] C. Cui, W.-J. Hu, X. Yan, C. Addiego, W. Gao, Y. Wang, Z. Wang, L. Li, Y. Cheng, P. Li, X. Zhang, H. N. Alshareef, T. Wu, W. Zhu, X. Pan, L.-J. Li, Nano Lett. 2018, 18, 1253.
- [53] K. Chang, J. Liu, H. Lin, N. Wang, K. Zhao, A. Zhang, F. Jin, Y. Zhong, X. Hu, W. Duan, Q. Zhang, L. Fu, Q.-K. Xue, X. Chen, S.-H. Ji, Science 2016, 353, 274.
- [54] T. S. Böscke, J. Müller, D. Bräuhaus, U. Schröder, U. Böttger, Appl. Phys. Lett. 2011, 99, 102903.
- [55] J. Müller, T. S. Böscke, U. Schröder, S. Mueller, D. Bräuhaus, U. Böttger, L. Frey, T. Mikolajick, Nano Lett. 2012, 12, 4318.
- [56] U. Schröder, S. Mueller, J. Mueller, E. Yarchuk, D. Martin, C. Adelmann, T. Schloesser, R. van Bentum, T. Mikolajick, ECS J. Solid State Sci. Technol. 2013, 2, N69.
- [57] M. H. Park, Y. H. Lee, H. J. Kim, Y. J. Kim, T. Moon, K. D. Kim, J. Muller, A. Kersch, U. Schroeder, T. Mikolajick, C. S. Hwang, Adv. Mater. 2015, 27, 1811.
- [58] A. Ahmed, I. A. Goldhorpe, A. K. Khandani, Appl. Phys. Rev. 2015, 2, 011302.
- [59] M. Dragoman, M. Aldrigo, M. Modreanu, D. Dragoman, Appl. Phys. Lett. 2017, 110, 103104.
- [60] M. Dragoman, M. Modreanu, I. M. Povey, S. Iordanescu, M. Aldrigo, C. Romanitan, D. Vasilache, A. Dinescu, D. Dragoman, *Nanotechnology* 2017, 28, 38LT04.
- [61] M. Dragoman, M. Modreanu, I. Povey, S. Iordanescu, M. Aldrigo, A. Dinescu, D. Vasilache, C. Romanitan, *Electronics Lett.* 2018, 54, 469.
- [62] M. Dragoman, M. Modreanu, I. M. Povey, A. Dinescu, D. Dragoman, A. di Donato, E. Pavoni, M. Farina, Nanotechnology 2018, 29, 425204.
- [63] L. Tu, X. Wang, J. Wang, X. Meng, J. Chu, Adv. Electron Mater. 2018, 4, 1870051.
- [64] S. Salahuddin, K. Ni, S. Datta, Nat. Electron. 2018, 1, 442.
- [65] E. Ko, J. Shin, C. Shin, Nano Convergence 2018, 5, 1.
- [66] F. A. McGuire, Y.-C. Lin, K. Price, G. B. Rayner, S. Khandelwal, S. Salahuddin, A. D. Franklin, Nano Lett. 2017, 17, 4801.
- [67] M. Si, C.-J. Su, C. Jiang, N. J. Conrad, H. Zhou, K. D. Maize, G. Qiu, C.-T. Wu, A. Shakouri, M. A. Alam, P. D. Ye, Nat. Nanotechnol. 2018, 13, 24.
- [68] L. Esaki, Phys. Scr. 1992, 1992, 102.
- [69] M. I. B. Utama, Q. Zhang, J. Zhang, Y. Yuan, F. J. Belaarre, J. Arbiol, Q. Xiong, Nanoscale 2013, 5, 3570.
- [70] A. Koma, Thin Solid Films 1992, 216, 72.
- [71] B. V. Lotsch, Annual Rev. Mater. Res. 2015, 45, 85.
- [72] R. Frisenda, E. Navarro-Moratalla, P. Gant, D. Pérez, De Lara, P. Jarillo-Herrero, R. V. Gorbachev, A. Castellanos-Gomez, Chem. Soc. Rev. 2018, 47, 53.
- [73] Y. Cho, T. C. Berkelbach, Phys. Rev. B 2018, 97, 041409.
- [74] M. I. B. Utama, H. Kleemann, W. Zhao, C. S. Ong, F. H. da Jornada, D. Y. Qiu, H. Cai, H. Li, R. Kou, S. Zhao, S. Wang, K. Watanabe, T. Taniguchi, S. Tongay, A. Zettl, S. G. Louie, F. Wang, *Nat. Electron.* 2019, 2, 60.
- [75] M. Tosun, D. Fu, S. B. Desai, C. Ko, J. S. Kang, D.-H. Lien, M. Najmzadeh, S. Tongay, J. Wu, A. Javey, Sci. Rep. 2015, 5, 10990.
- [76] Y.-C. Lin, R. K. Ghosh, R. Addou, N. Lu, S. M. Eichfeld, H. Zhu, M.-Y. Li, X. Peng, M. J. Kim, L.-J. Li, R. M. Wallace, S. Datta, J. A. Robinson, *Nature Commun.* 2015, 6, 73.
- [77] S. Bertolazzi, D. Krasnozhon, A. Kiss, ACS Nano 2013, 7, 3246.
- [78] S. H. Jo, T. Chang, I. Ebong, B. B. Bhadviya, P. Mazumder, W. Lu, Nano Lett. 2010, 10, 1297.
- [79] M. Wang, S. Cai, C. Pan, C. Wang, X. Lian, Y. Zhuo, K. Xu, T. Cao, X. Pan, B. Wang, S.-J. Liang, J. J. Yang, P. Wang, F. Miao, *Nat. Electron.* 2018, 1, 130.
- [80] F. Giannazzo, G. Greco, F. Roccaforte, S. S. Sonde, Crystals 2018, 8, 70.