ELSEVIER

Contents lists available at ScienceDirect

# **Current Applied Physics**

journal homepage: www.elsevier.com/locate/cap



# Fabrication and electrical characterization of Au/p-Si/STO/Au contact

R.K. Gupta\*, K. Ghosh, P.K. Kahol

Department of Physics, Astronomy, and Materials Science, Missouri State University, Springfield, MO 65897, United States

#### ARTICLE INFO

Article history: Received 3 August 2008 Received in revised form 26 August 2008 Accepted 19 September 2008 Available online 30 September 2008

PACS: 73.40.Cg 73.40.Ei 73.40.Ns 73.61.-r 73.61.Jc

Keywords: Strontium titanate Pulsed laser Thin films Barrier height Ideality factor

#### ABSTRACT

Au/STO/p-Si/Au structure is fabricated using pulsed laser deposition technique at room temperature. The current–voltage (I–V) characteristics of the device show rectification behavior. Various junction parameters such as ideality factor, barrier height and series resistance is determined using conventional forward bias I–V characteristics, Cheung method and Norde's function. Au/STO/p-Si/Au structure shows non-ideal diode characteristics with the value of ideality factor of  $\sim$ 5.1 and barrier height of  $\sim$ 0.40 eV.

© 2008 Elsevier B.V. All rights reserved.

### 1. Introduction

Schottky junctions based on perovskite-oxide have attracted considerable attention because of their potential applications in non-volatile memory device [1]. Among these perovskite-oxides, strontium titanate (STO) is widely used because of its remarkable ferroelectric and high dielectric constant [2]. Because of its high dielectric constant, STO is considered as an alternative material to replace SiO<sub>2</sub> as a gate oxide in metal-oxide-semiconductor device [3]. The electrical properties of STO could be changed from insulator to n-type semiconductor by introducing oxygen vacancy or impurity [4]. These oxides based p-n junctions have been reported to show magnetic characteristics compared to traditional semiconductor p-n junctions [5].

Guo et al. have fabricated STO/p-Si junction at  $670\,^{\circ}\text{C}$  using laser molecular beam epitaxy technique [6]. The current–voltage (I–V) characteristics in the temperature range of  $300\,\text{K}$ – $200\,\text{K}$  show rectification behavior. Zhao et al. have reported ultraviolet detector based on STO/p-Si junction [7]. High epitaxial STO films were grown on silicon substrate to study the transport behavior of the junction at high temperature [2]. Although the electrical properties of epitaxial STO/silicon junction grown at high temperature has

been studied earlier, but no detail diode parameters analysis using different methods such as Cheung and Norde's methods have been done. Our motivation is to study the junction properties of amorphous STO film on silicon wafer in detail. Literature survey reveals that there is no report on junction parameters of STO/p-Si using different techniques such as conventional forward bias I-V characteristics, Cheung and Norde's methods. In this study, we report the fabrication of amorphous STO/p-Si junction grown by pulsed laser deposition technique at room temperature. Different diode parameters such as ideality factor, barrier height and series resistance are determined using different methods.

## 2. Experimental details

Pulsed laser deposition technique is used for deposition of gold contact and STO film. The gold target for contact deposition is purchased from Kart J. Leasker, United States. The STO powder is purchased from Alfa-Aesar, United States. The STO target is made by cold pressing the STO powder at  $6\times 10^6\,\mathrm{N/m^2}$  load, followed by sintering at 950 °C for 12 h. The devices were prepared using ptype silicon wafer. Prior to deposition of contact and STO film, the wafer was chemically cleaned using RCA technique. The oxide layer on silicon wafer was removed using HF:10H<sub>2</sub>O solution followed by sonication in acetone and isopropanol, respectively. STO film was deposited on silicon wafer at room temperature un-

<sup>\*</sup> Corresponding author. Tel.: +1 417 836 6298; fax: +1 417 836 6226. E-mail address: ramguptamsu@gmail.com (R.K. Gupta).




Fig. 1. A schematic cross-section of Au/p-Si/STO/Au structure.

der vacuum of base pressure  $1.0 \times 10^{-6}$  mbar. Gold contacts were also deposited at room temperature under vacuum of base pressure  $1.0 \times 10^{-6}$  mbar. KrF excimer laser (Lambda Physik COMPex,  $\lambda$  = 248 nm and pulsed duration of 20 ns) is used for deposition of the films. The laser was operated at a pulse rate of 10 Hz, with an energy of 300 mJ/pulse. The thickness of STO layer was measured by atomic force microscopy and was observed to be ~85 nm [8]. The schematic cross-section of the Au/p-Si/STO/Au is shown in Fig. 1. The *I–V* characteristics of device were measured using programmable electrometer (model 617, Keithley) and programmable voltage source (model 230, Keithley). All the data were collected using an IBM-compatible PC via IEEE-488 interface.

#### 3. Results and discussion


The forward and reverse bias current–voltage characteristic of Au/p-Si/STO/Au structure is shown in Fig. 2. The *I–V* characteristics of the device clearly show the rectification behavior. Such type of behavior is best described by thermionic emission theory. According to this theory, current in such device could be expressed as [9]

$$I = I_0[\exp(qV/nkT) - 1],\tag{1}$$

where  $I_0$  is the saturation current, k is the Boltzmann constant, T is the absolute temperature, q is the elementary electric charge, V is applied voltage, and n is the ideality factor. The saturation current  $I_0$  is given as

$$I_{o} = AA^{*}T^{2} \exp(-q\phi_{b}/kT), \tag{2}$$

where A is the active device area,  $A^*$  is the effective Richardson constant equal to  $32~\text{A/cm}^2~\text{K}^2$  for p-type silicon [10], and  $\phi_b$  is the barrier height. The ideality factor is determined from the slope of the linear region of forward bias  $\ln$  I–V plot. The ideality factor is expressed as



**Fig. 2.** *I–V* characteristic of Au/p-Si/STO/Au structure.

$$n = [q/kT] \cdot [dV/d(\ln I)], \tag{3}$$

whereas the barrier height of the device is calculated using the following equation:


$$\phi_{\rm b} = kT/q \ln(AA^*T^2/I_{\rm o}). \tag{4}$$

The barrier height is estimated to be 0.41 eV at room temperature. The value of ideality factor at low voltage is estimated to be 5.1. High ideality factor (10) is observed for the device at high bias voltage. It is reported that the ideal value of ideality factor as 1 at low voltage and 2 at high voltage for an ideal Schottky diode [11]. In general, high value of ideality factor could be due to presence of native oxide layer, accelerated recombination of electrons and holes in depletion region, the presence of interfacial layer [12], and the presence of imperfections [13].


Luo et al. have reported the value of ideality factor as 2.1 at low voltage for highly epitaxial STO film on silicon [2]. The high ideality factor of our device at low voltage may be due to amorphous nature of STO films. The ideality factor of STO/silicon junction could be improved by growing the epitaxial STO film on silicon at high temperature [2]. The presence of high ideality factors suggests that charge transport through junction is no longer due to thermionic emission [18]. To understand which mechanisms can control the junction behavior, the *I–V* characteristics of the device is studied in log–log scale.

Fig. 3 exhibits the double logarithmic plot of forward bias I-V characteristic of the Au/p-Si/STO/Au device. The linear behavior of log(I)-log(V) plot shows the presence of space-charge-limited current (SCLC) mechanism through the junction. Sugiura et al. have also observed that the transport through p-i-n junction based on STO material is mainly due to SCLC mechanism [14]. According to Child's law,  $I \propto V^2$  for pure space-charge limited conduction with no traps. But in presence of traps, power law behavior for current and voltage  $(I \propto V^{m+1})$  is observed [15]. The  $\log(I) - \log(V)$  plot clearly shows the power law behavior of current and voltage. It is observed that the double logarithmic plot of forward bias I-V characteristics have three linear regions separated by transition segments. The region (I) and (III) have slope of 2.2 and 2.3, respectively, while the region (II) has the slope of 3.3. The decreases in slope at high voltage could be due to 'trap-filled' limit of the device at high voltage [16,17]. Gullu et al. have also observed same behavior for orange G/n-Si junction [18].

The shape of the I–V characteristics depend on the series resistance ( $R_s$ ) of the device. If the series resistance is high, the I–V curve will show wide curvature, and if the effect of series resistance is less, then the non-linear region of forward bias I–V curve will be



**Fig. 3.** The forward bias log(I) - log(V) plot of Au/p-Si/STO/Au structure.



**Fig. 4.** The forward bias  $dV/d(\ln I)-I$  and H(I)-I plot.

small [19]. The series resistance of device is calculated using three different methods. In first method, the series resistance is calculated using the I-V data of the device at higher voltage. The series resistance is calculated to be 1.16 k $\Omega$ . The second method is developed by Cheung and Cheung to determine the series resistance [20]. According to this method, the forward bias I-V characteristics of a device having series resistance is given as

$$I = I_0 \exp[q(V - IR_s)/nkT], \tag{5}$$

where  $IR_s$  is the voltage drop across the series resistance of device. The value of series resistance, ideality factor and barrier height is determined by the following equations:

$$dV/d(InI) = nkT/q + IR_s, (6)$$

$$H(I) = V - (nkT/q)\ln(I/AA^*T^2), \tag{7}$$

and H(I) is given as follows:

$$H(I) = n\phi_b + IR_s. (8)$$


A plot of dV/d(InI) vs. I will be linear and the slope will give the value of series resistance and intercept will give the value of ideality factor of device. Fig. 4 shows the plot of dV/d(InI) vs. I. The values of n and  $R_s$  have been calculated as n=10.4 and  $R_s=9.6\times10^2~\Omega$ , respectively. It is observed that there is a difference between the values of ideality factor obtained from the forward bias InI-V plot and from the dV/d(InI)-I plot. This difference could be due to the presence of series resistance, interface states and to the voltage drop across the interfacial layer [21]. Series resistance and barrier height could be also calculated from Eq. (8) using the value of ideality factor obtained from Eq. (6). A plot of H(I) vs. I will linear, the slope of this plot gives a value of series resistance and intercept gives the barrier height (Fig. 4). From H(I) vs. I plot, the barrier height and series resistance of the device is also calculated as 0.39 eV and 1.1 k $\Omega$  respectively.

The third method used to determine the series resistance is called Norde's method [22]. Norde's method uses the following function to determine the series resistance and barrier height

$$F(V) = V/\gamma - (kT/q)\ln[I(V)/AA^*T^2], \tag{9}$$

where  $\gamma$  is the integer (dimensionless) greater than n, here it is taken as 10. I(V) is the current obtained from the I-V characteristic. The value of barrier height is calculated after getting minimum of F vs. V plot. Fig. 5 shows the F(V) vs. V plot of the device. The barrier height is given as

$$\phi_{\rm b} = F(V_{\rm o}) + V_{\rm o}/\gamma - kT/q,\tag{10}$$



**Fig. 5.** F(V)–V plot of the Au/p-Si/STO/Au structure.

where  $F(V_0)$  is the minimum point of F(V) and  $V_0$  is the corresponding voltage. The value of series resistance is also calculated using the formula

$$R_{\rm s} = kT(\gamma - n)/qI. \tag{11}$$

The value of barrier height and series resistance is observed as 0.42 eV and  $8.2 \times 10^2 \, \Omega$ , respectively. A small difference in values of series resistance obtained from Cheung and Norde's method is observed. This difference may be due to the fact that Cheung's model is applicable in high voltage region of the forward bias  $\ln I-V$  characteristics, while Norde's model is applied to the full voltage range of forward bias  $\ln I-V$  characteristics of the junctions.

# 4. Conclusions

The Au/p-Si/STO/Au structure is fabricated using pulsed laser deposition technique. The current–voltage characteristics of the device show non-linear behavior. The diode parameters such as ideality factor, barrier height and series resistance have been calculated using different methods. The diode parameters obtained from Norde's method is compared with those from Cheung functions, and it is observed that there is a good agreement between the values from both methods. The presence of high series resistance produces the downward concave curvature of the forward bias *I–V* characteristics at high voltage. The high ideality factor of the device may be due to large series resistance and amorphous nature of STO film.

#### Acknowledgement

RKG thankfully acknowledges Missouri State University for the Research Assistant Professor position.

### References

- [1] A. Ruotolo, C.Y. Lam, W.F. Cheng, K.H. Wong, C.W. Leung, Phys. Rev. B 76 (2007) 075122.
- [2] Z. Luo, J.H. Hao, J. Gao, Appl. Phys. Lett. 91 (2007) 062105.
- [3] X.M. Hu, H. Li, Y. Liang, Y. Wei, Z. Yu, D. Marshall, J. Edwards, R. Droopad, X. Zhang, A.A. Demkov, K. Moore, J. Kulik, Appl. Phys. Lett. 82 (2003) 203.
- [4] N. Shanthi, D.D. Sarma, Phys. Rev. B 57 (1998) 2153.
- [5] H. Tanaka, J. Zhang, T. Kawai, Phys. Rev. Lett. 88 (2002) 027204.
- [6] H. Guo, Y. Huang, K. Jin, Q. Zhou, H. Lu, L. Liu, Y. Zhou, B. Cheng, Z. Chen, Appl. Phys. Lett. 86 (2005) 123502.
- [7] K. Zhao, Y. Huang, Q. Zhou, K.J. Jin, H. Lu, M. He, B. Cheng, Y. Zhou, Z. Chen, G. Yang, Appl. Phys. Lett. 86 (2005) 221917.
- [8] R.K. Gupta, K. Ghosh, S.R. Mishra, P.K. Kahol, Appl. Surf. Sci. 254 (2008) 4018.
- [9] T. Kılıçoğlu, Thin Solid Films 516 (2008) 967.
- [10] S. Karatasa, A. Turut, Vacuum 74 (2004) 45.

- C.X. Wang, G.W. Yang, H.W. Liu, Y.H. Han, J.F. Luo, C.X. Gao, G.T. Zou, Appl. Phys. Lett. 84 (2004) 2427.
   R. Singh, A.K. Narula, Appl. Phys. Lett. 71 (1997) 2845.
   R.S. Ajimsha, K.A. Vanaja, M.K. Jayaraj, P. Misra, V.K. Dixit, L.M. Kukreja, Thin Solid Films 515 (2007) 7352.
   M. Sugiura, K. Uragou, M. Tachiki, T. Kobayashi, J. Appl. Phys. 90 (2001) 187.
   A.J. Campbell, D.D.C. Bradley, D.G. Lidzey, J. Appl. Phys. 82 (1997) 6326.

- [16] S.R. Forrest, Chem. Rev. 97 (1997) 1793.
  [17] M.E. Aydin, A. Turut, Microelectron. Eng. 84 (2007) 2875.
  [18] O. Gullu, S. Aydogan, A. Turut, Microelectron. Eng. 85 (2008) 1647.
- [19] A. Turut, M. Saglam, A. Turut, Microelectron. Eng. 85 (2008) 278.
- [20] S.K. Cheung, N.W. Cheung, Appl. Phys. Lett. 49 (1986) 85.
  [21] T. Kilicoglu, Thin Solid Films 516 (2008) 967.
  [22] H. Norde, J. Appl. Phys. 50 (1979) 5052.