

Application of Phosphorus-Doped Polysilicon-Based Full-Area Passivating Contact on the Front Textured Surface of *p*-Type Silicon

Don Ding, Yufeng Zhuang, Yanfeng Cui, Yueheng Zhang, Zhengping Li, Xiongwei Zhang, Zhengxiang Ji, Dong Wang, Yimao Wan,* and Wenzhong Shen*

A *p*-type crystalline silicon (c-Si) passivated emitter and rear contact (PERC) nowadays have become mainstream in the highly competitive photovoltaic market. Herein, the recently popular passivating contact concept on the front textured surface of *p*-type c-Si PERC solar cells is applied. The full-area textured passivating contact consists of an ultrathin SiO₂ film of ≈ 1.5 nm thickness grown with thermal oxidation and phosphorus-doped polysilicon (poly-Si) contact layer by low-pressure chemical vapor deposition. A detailed investigation of poly-Si with different crystalline structures, doping conditions, and thicknesses on the passivation effect and parasitic absorption loss is carried out. Preliminary achievement of 21.3% efficiency is realized in large-area (244.3 cm²) *p*-PERC c-Si solar cells without the need for additional laser selective redoping. Theoretical calculation expects that the cell efficiency can be enhanced to 23.4% by decreasing the recombination current to a reasonable level. It is demonstrated that further improvement of low-cost *p*-PERC c-Si solar cells is feasible using the full-area textured passivating contact processes which are fully compatible with existing production lines.

from the conventional c-Si aluminum-back surface field (Al-BSF) design into passivated emitter and rear contact (PERC) solar cells. Traditional Al-BSF solar cells suffer from severe carrier recombination because of the direct contact between metal and semiconductor on the back side, and meanwhile lack the light reflection of a dielectric film for long wavelength. PERC solar cells greatly reduce these photoelectric losses by implementing a rear dielectric passivation layer, leading to an improvement by 1–2% for the absolute conversion efficiency. The concept of PERC was first proposed by Blakers et al.,^[1] in 1989. The advantages of this solar cell are mainly profiting from the development and utilization of a series of technologies, e.g., double-sided silicon nitride (SiN_x:H),^[2,3] stack layer passivation films,^[4,5] back contact optimization,^[6,7] and selective emitter (SE).^[8] Especially, Hoex et al.,^[9] used atomic layer deposition

Crystalline silicon (c-Si) solar cells nowadays dominate the global photovoltaic (PV) market due to their high conversion efficiency and mature industrial technology, and experience the transition

to prepare the back film of aluminum oxide (Al₂O₃) with superior passivation, which significantly promotes the industrialization of PERC solar cells. By the end of 2019, the PERC production capacity had exceeded 100 GW per year (GWp) in China.^[10] The average efficiency of mass production for Czochralski (Cz) c-Si PERC solar cells has been increased from 20% in 2014 to over 22% in 2019.^[11] LONGi Solar has recently declared the realization of world-record efficiency of 24.1% for industrial-grade PERC solar cells, providing a boost to the PV industry.^[12] However, it should be noted that as the PERC cell efficiency increases, especially beyond 22.5%, the front surface passivation that was not a major impact becomes increasingly important. A detailed electrical and optical loss analysis of PERC with cell efficiency of 22%^[13,14] had demonstrated that the loss mainly occurred in the homogenous and selective-diffused regions of the emitter. This implies that the advantages of further improvement for PERC cell efficiency cannot be fully harvested if only SE technique is used on the front surface of c-Si solar cells.


One promising solution is to introduce the recently popular tunnel oxide passivated contact (TOPCon) technology. TOPCon structure consists of ultrathin silicon oxide (SiO₂) and doped polysilicon (poly-Si), which has the superiority of full-area passivation contact and compatibility with high-temperature sintering process of PERC cell production lines. At present,

Dr. D. Ding, Dr. Y. Zhang, Dr. Z. Li, Prof. W. Shen
Institute of Solar Energy
Key Laboratory of Artificial Structures and Quantum Control (Ministry of Education), School of Physics and Astronomy
Shanghai Jiao Tong University
Shanghai 200240, P. R. China
E-mail: wzshen@sjtu.edu.cn

Dr. Y. Zhuang, Dr. Y. Cui, X. Zhang, Z. Ji, D. Wang, Prof. Y. Wan
Risen (Changzhou) New Energy Co., Ltd
Jiangsu 213200, P. R. China
E-mail: wanyim@risenenenergy.com

Prof. Y. Wan
Research School of Electrical, Energy and Materials Engineering
Australian National University
Canberra, ACT 0200, Australia

Prof. W. Shen
Collaborative Innovation Center of Advanced Microstructures
Nanjing 210093, P. R. China

 The ORCID identification number(s) for the author(s) of this article can be found under <https://doi.org/10.1002/pssr.202000455>.

DOI: 10.1002/pssr.202000455

a lot of encouraging research results have been made on TOPCon solar cells, e.g., the laboratory efficiency of 25.7% at Fraunhofer ISE (TOPCon alone)^[15] and 26.1% at ISFH (a POLO structure similar to TOPCon combining with interdigitated back contact),^[16] as well as the industrialization efficiency of 24.6% at Trina Solar (called i-TOPCon).^[17] We have also done some meaningful work on adopting TOPCon to passivated emitter and rear totally diffused (PERT) bifacial c-Si solar cells for high passivation.^[18] Nevertheless, most of the achievements related to TOPCon are made from *n*-type c-Si substrate with the stack structure usually used for BSF. The present PV industry reality is that the production capacity of *n*-type c-Si solar cells is less than 5 GWp,^[19] far lower than that of PERC solar cells (>100 GWp) based on *p*-type c-Si substrate. Several scientific research institutions have begun to explore the application of TOPCon on *p*-type substrate, demonstrating the potential for high cell efficiency of combining TOPCon with *p*-type c-Si solar cells, e.g., improved blue response with a semicrystalline emitter,^[20] dependence of surface passivation on carrier transport of front surface field,^[21] and excellent passivation based on physical vapor deposition of TOPCon.^[22] However, the TOPCon structure in these solar cells was either still at back side or on a planar c-Si substrate. As we know, the passivation property of TOPCon is very sensitive to textured surface,^[23] and parasitic absorption inside poly-Si also seriously affects the extensive application of TOPCon at the front side of solar cells.^[23,24] Preparation of high-performance TOPCon on the front textured surface of *p*-type substrate has significant academic and industrial value for further development of high-efficient c-Si PERC solar cells, since so far, conversion efficiency for such solar cells are still less than 20%.^[20,25,26]

In this work, we studied in detail about the photoelectric characteristic of front textured TOPCon and related structures on solar-grade *p*-type c-Si wafers, where the front surface was immersed in alkaline solution to form the compact, small-size, randomly arranged pyramids (see Figure S1, Supporting Information). The textured ultrathin SiO₂ was grown with thermal oxidation and intrinsic poly-Si contact layer was then deposited through thermal decomposition of silane based on the same low-pressure chemical vapor deposition (LPCVD) tube furnace with short intervals to avoid the natural oxidation of cell

precursor. We focused on the influence of drive-in temperature and drive-in time on passivation of poly-Si, as they determine the crystalline structures i.e., co-existence for poly-Si and hydrogenated amorphous silicon (a-Si:H) as well as doping conditions of poly-Si materials. We achieved a champion efficiency of 21.3% on large-area (244.3 cm²) *p*-Si PERC solar cells with a full-area passivation contact of front poly-Si. The proposed cell technology is fully compatible with existing PERC production lines without the need for additional laser selective redoping step. We finally expected an effective improvement through theoretical calculation with the PERC cell efficiency reaching up to 23.4%.

As starting materials, we employed solar-grade (100)-oriented *p*-type Cz c-Si wafers (244.3 cm²) with a thickness of 180 μm and a resistivity of 1 Ω cm. **Figure 1a,b** shows the schematic structure and main production process, respectively, used to manufacture 5-busbar PERC solar cells combining with front poly-Si-based passivating contacts.

Fabrication of PERC Solar Cells with Front Poly-Si-Based Passivating Contacts: The c-Si wafers were first immersed in alkaline solution (KOH of 3% by volume for 420 s) to create the random pyramids after saw damage removal of ≈5 μm side⁻¹ (KOH of 4% by volume for 150 s). Hydrochloric acid (HCl) and hydrofluoric acid (HF) immersion were necessary to strip the metal ion and oxide layer, respectively. Front poly-Si-based passivating contacts structure was prepared by tubular LPCVD. The front textured insulating SiO₂ was first grown in 580 °C for 10 min based on thermal oxidation, and then the intrinsic poly-Si was deposited in 610 °C for 3, 5, and 15 min through thermal decomposition of silane. A liquid phosphorus oxychloride (POCl₃) diffusion was carried out to dope the intrinsic poly-Si into *n*⁺⁺ emitter (for comparison of PERC solar cell, front homogeneous *n*⁺ emitter was just formed in a POCl₃ diffusion tube with a sheet resistance of 130 Ω □⁻¹ without SiO₂/poly-Si structure). Rear polishing and edge isolation treatment were implemented to resolve the diffraction coating issue caused by tube LPCVD together with the phosphorosilicate glass (PSG) removal. For the back side, solar cells with a full-area Al layer atop Al₂O₃ and SiN_x:H stack films were deposited with plasma-enhanced chemical vapor deposition (PECVD) of MAiA tools. Al₂O₃ film




Figure 1. a) Schematic diagram and b) main fabrication process of *p*-type c-Si PERC solar cells with front poly-Si-based passivating contacts. The solar cells featuring a front phosphorus diffused emitter passivated by SiO₂/poly-Si stack and SiN_x:H antireflective coating using LPCVD and PECVD, respectively, together with a rear Al₂O₃/SiN_x:H passivating layers deposited with PECVD of MAiA tools.

possesses the fixed thickness of ≈ 10 nm, covered by thicker SiN_x :H of ≈ 150 nm for better passivation and rear surface reflection. The front emitter was passivated with 75 nm SiN_x :H antireflective coating. Finally, laser opening step was guaranteed for metal–semiconductor contact. Front Ag with single printing of 5-busbar and rear Al electrode were used by screen-printed metallization, together with a cofiring in an infrared belt-furnace.

Simulation by Wafer Ray Tracer and AFORS-HET v2.5: To further understand the influence of front texturing structure and covering films on the reflection and absorption characteristics of incident photons, we used the silicon solar cell numerical software Wafer Ray Tracer (Version 1.64)^[27] to perform the detailed reflection loss due to random or regular small size-textured surface based on the recombination models of radiative, Shockley–Read–Hall, Auger, and surface recombination through combining Monte Carlo ray tracing with thin-film optics. Another numerical simulation tool of AFORS-HET v2.5^[18,28] developed by Helmholtz-Zentrum Berlin is suited to deal with ultrathin dielectric layers of, e.g., SiO_2 and a-Si:H featuring two carrier transportation mechanisms of the thermionic-emission and thermionic field model and the heterointerface quantum tunneling model. The SiN_x :H/poly-Si(n^{++}) stacks were modeled as MS-Schottky contacts, together with flat band of metal work function being set in the back contact boundary. We emphasized further that the input parameters were from the experimental data, including $1 \Omega \text{ cm}$ p -type bulk resistivity, an industrially feasible wafer thickness of $170 \mu\text{m}$, the aspect ratio of a pyramid of 0.7 with average height of $1.4 \mu\text{m}$, the peak substitutional dopant concentration of $6.4 \times 10^{19} \text{ cm}^{-3}$ and front SiN_x :H thickness of 75 nm with “PECVD 2.13 [Vog15]” model. **Table 1** shows the main input parameter values in the Wafer Ray Tracer and AFORS-HET v2.5 simulations.

Characterization Methods of Solar Cells and Cell Precursors: The thickness of poly-Si, Al_2O_3 , and SiN_x :H layers were extracted from spectroscopic ellipsometry. The sheet resistance was determined by four-point probes. The external quantum efficiency (EQE) and total reflectance (R) were received on the platform

of quantum efficiency measurement. The electrical properties (open-circuit voltage V_{OC} , short-circuit current I_{SC} , fill factor FF , and conversion efficiency Eff) of c-Si solar cells were measured under standard test condition with a steady-state solar cell I – V tester equipped with a class AAA solar simulator. The effective minority carrier lifetime (τ_{eff}) and implied- V_{OC} of the cell precursors were obtained by quasi-steady-state photoconductance (QSSPC) method in the transient or generalized mode. Thickness of SiO_2 and poly-Si layer could be obtained by spectroscopic ellipsometry from the samples deposited on polished c-Si wafers or by transmission electron microscopy. The Raman spectral intensity was measured by a Raman spectrometer with excitation at 325 nm by an argon-ion laser.

It is one of the challenges to prepare high-quality textured ultrathin SiO_2 layer on an industrial large-area silicon wafer. We therefore need to conduct a clear observation to the integrity and uniformity of silicon oxide grown between c-Si substrate and poly-Si. Since Fraunhofer ISE applied wet-chemical method to TOPCon fabrication,^[29] a wide range of techniques were gradually generated to prepare tunneling oxides, such as thermal oxidation, plasma-assisted oxidation, wet-chemical hydrochloric acid oxidation, wet-chemical nitric acid oxidation, and ultraviolet/ozone anodization.^[17,30] The most commercially promising thermal oxidation method was selected herein based on our LPCVD tools because it is not easy to control the oxide layer thickness using wet-chemistry technique, due to the formation of native oxide that could increase the thickness to >2 nm before the wafer is subjected to poly-Si deposition.^[31,32] **Figure 2a,b** shows the relatively low and high resolution of transmission electron microscopy (TEM) cross-section images for SiO_2 grown by LPCVD at 580°C for 10 min with thermal oxidation, and poly-Si deposited at 610°C with thermal decomposition of silane together with a treatment of high temperature annealing at 780°C (without silane). It is clear that the SiO_2 /poly-Si stack deposition were compact and uniform for the SiO_2 thickness of ≈ 1.5 nm. The sheet resistance uniformity of full-area poly-Si after doping is controlled within 5%.

Table 1. The main input parameter values for the wafer ray tracer and AFORS-HET v2.5 simulations.

Wafer ray tracer	Unit	Value	AFORS-HET v2.5	Unit	Value
Spectrum of incidence		AM1.5 g [Gue95]	Wafer thickness	μm	170
Front side morphology		Upright pyramids	Background dopant		Boron
Periodicity		Random/Regular	Resistivity ρ	$\Omega \text{ cm}$	1
Height/weight	μm	1.41/2.00	Bulk density of state N_{tr}	$\text{cm}^{-3} \text{ eV}^{-1}$	8×10^9
Rear side morphology		Planar	Front contact boundary		Standard Si <111> pyramids
Front SiN_x :H thickness	nm	75; PECVD 2.13 [Vog15]	Schottky front interface S_{eff}	cm s^{-1}	10
Front poly-Si thickness	nm	25 (0–160); Crystalline, 300 K [Gre08]	Poly-Si density of state N_{tr}	$\text{cm}^{-3} \text{ eV}^{-1}$	2×10^{11}
Front a-Si:H thickness	nm	5 (0–20); Amorphous [Pal85d]	Insulator SiO_2		Thermionic emission
Front SiO_2 thickness	nm	1.5 (0.4–2.2); Thermal [Pal85e]	Electron affinity χ	eV	1
Rear Al_2O_3 thickness	nm	10; ALD on Si [Kim97]	Energy band	eV	8.9
Rear SiN_x :H thickness	nm	150; PECVD [Bak11]	Pinhole density D_{ph}	[0...1]	1×10^{-8}
Number of rays per run		5000	Density of interfacial states D_{it}	$\text{cm}^{-2} \text{ eV}^{-1}$	2×10^{10}
			Schottky rear interface S_{eff}	cm s^{-1}	1×10^5




Figure 2. a,b) Relatively low-resolution (a) and high-resolution (b) TEM cross-section images for ultrathin SiO₂ layer grown by LPCVD at 580 °C with thermal oxidation, and poly-Si layer deposited at 610 °C with thermal decomposition of silane, together with appropriate annealing treatment. c) Statistical diagram of implied- V_{OC} of cell precursors with three different passivating structures. Note that all test samples are covered with SiN_x:H film. SiO₂/SiN_x:H stack can subsequently prepare the traditional PERC solar cell, while TOPCon/SiN_x:H stack for the new PERC. d) Calculated electrical parameters of J_{SC} (blue curve) versus the tunneling SiO₂ thickness $d1$, and current density loss J_{Loss} (red curves) absorbed inside impure poly-Si thickness $d2$, with the lower triangle curve for only a-Si:H absorption and the upper triangle one only poly-Si absorption.

To test the passivation effect of SiO₂/poly-Si stack, we show in Figure 2c, the statistical diagram of implied- V_{OC} of cell precursors with three different passivating structures. Just SiO₂ or poly-Si passivated c-Si wafers (the process here is the same as that of the corresponding TOPCon structure) yielded the mean implied- V_{OC} of 672 mV, whereas c-Si wafers covered with SiO₂/poly-Si stack improved the implied- V_{OC} to 683 mV. Noted that the reference group had only SiN_x:H covering film. The main reason is that the absence of SiO₂ or poly-Si leads to an increase for the saturation current density, and the SiO₂ layer needed for passivation does not restrain majority charge carrier transport across its barrier.^[33] Passivation of only SiO₂ or poly-Si is similar to that of the reference group. Perhaps thickness of the materials may not be enough to fully demonstrate the advantages and disadvantages of passivation. We had further simulated in Figure 2d that the dependence of SiO₂ and poly-Si thickness on the electrical performance of solar cells using AFORS-HET v2.5 and Wafer Ray Tracer software, respectively. Note that LPCVD tools deposit imperfectly crystallized poly-Si, including a-Si:H. Here we separate the impure poly-Si into two separate materials to determine film absorption loss in simulation. Ultrathin SiO₂ has a threshold thickness, e.g., 1.4–1.6 nm beyond which the J_{SC} rapidly decreases because of the weakened carrier tunneling effect.^[34] Our realization of ≈ 1.5 nm SiO₂ layer establishes the successful base for the front poly-Si-based passivating contact *p*-type Si solar cells. Front poly-Si layer thickness was fixed

at ≈ 25 nm for SiO₂ simulation. SiO₂ thickness was fixed at 1.5 nm for poly-Si simulation. Moreover, the current density loss (J_{Loss}) inside a-Si:H and poly-Si both increases versus the silicon layer thickness due to the photon parasitic absorption in films. The J_{Loss} from 60 nm poly-Si was ≈ 2 mA cm⁻², which was the same as the loss from just 5 nm thick of a-Si:H layer.

Formation of a good passivated contact requires not only the tunneling SiO₂ layer but also a properly doped poly-Si. Although the impurity can be blocked by SiO₂ when P diffusing in poly-Si, it is not complete, so the doping distribution optimized from e.g., drive-in temperature and drive-in time plays an important role in improving interfacial passivation as well as carrier collection. Figure 3a,b shows the statistical diagram of passivation effect of poly-Si/SiO₂/c-Si stack with double-sided symmetric structure for the poly-Si deposition time of 5 min versus the drive-in temperature after pre-deposition of phosphorus-dopant. Pre-deposition results in a thin but highly concentrated impurity layer that establishes a concentration gradient for the entire diffusion and is therefore a constant surface source diffusion process. This poly-Si thickness measured by spectroscopic ellipsometry from the sample deposited on polished c-Si wafers covered with SiN_x:H film was about 25 nm. It can be seen that the mean implied- V_{OC} after sintering was 15–25 mV higher than that before sintering because of the activation of hydrogen passivation. Moreover, the decrease in drive-in temperature would increase the effective minority lifetime τ_{eff} and implied- V_{OC} in




Figure 3. a,b) Statistical diagrams of effective minority lifetime τ_{eff} (a) and implied- V_{OC} (b) of poly-Si/SiO₂/c-Si stack structures with 5 min for poly-Si deposition time as a function of drive-in temperature from 780 to 850 °C. c) Raman spectra of as-deposited a-Si:H layer on quartz glass substrate measured using ultraviolet lasers with the wavelength of 325 nm before and after annealing. Annealing temperature was set to 780 °C. The original Raman spectrum tested, containing both a-Si:H and poly-Si information, is shown in the inset. d) Effect of three different annealing temperatures on Raman spectra of a-Si:H layer on quartz glass substrate.

the range of 780–850 °C. As the temperature rises, more phosphorus diffuses across the SiO₂ layer into the silicon substrate, resulting in a higher recombination current J_0 due to the decreasing field effect passivation. Average implied- V_{OC} after sintering increased from 643 mV at 850 °C to 690 mV at 780 °C.

Figure 3c shows the Raman spectra of as-deposited a-Si:H using 325 nm laser before and after annealing with the fixed annealing temperature of 780 °C. Note that the drive-in temperature and annealing temperature are related in the diffusion process. The ultraviolet laser with 325 nm wavelength has a detection depth of only 10 nm in the a-Si:H, while it can reach deeper in c-Si and poly-Si films. Based on this, we prepared thicker a-Si:H layers with the deposition time of 20 min on quartz glass to avoid other interference signals. The results in Figure 3c clearly shows the Raman shift of $\approx 480\text{ cm}^{-1}$ for a-Si:H and 520 cm^{-1} for poly-Si after peaks separation, together with the crystallization of amorphous Si increased after annealing. Shown in the inset is the original Raman spectrum tested containing both a-Si:H and poly-Si information. The crystallization was also subjected to different annealing temperatures, as shown in Figure 3d. This observation also revealed that the drive-in temperature should not be too low. As we know, the absorption coefficient of a-Si:H is much higher than that of poly-Si at the wavelength of 400–700 nm. Reiter et al.,^[35] have demonstrated that the J_{SC} loss caused by 20 nm doped a-Si:H is $\approx 2.5\text{ mA cm}^{-2}$ higher than that of doped poly-Si with the same thickness through ray tracing method. Parasitic absorption loss of

poly-Si-based passivating contact materials was severe at low temperatures due to the presence of a large proportion of a-Si:H. Our experiment proved that the optimized drive-in temperature was 780 °C as it can not only fully activate the advantage of interfacial hydrogen passivation but also avoid serious absorption loss.

Figure 4a shows the statistical diagram of implied- V_{OC} of poly-Si/SiO₂/c-Si stack with double-sided symmetric structure for 3, 5, and 15 min poly-Si deposition time after conventional phosphorus diffusion from POCl₃ for the fixed drive-in temperature of 780 °C. The poly-Si of deposition time 5 min has the thickness of 25 nm, and the thickness is linear with the deposition time. The 15 min poly-Si layer is thicker than that of 5 min poly-Si, so the drive-in time is correspondingly lengthened. We could find that the appropriate drive-in time was also important, and implied- V_{OC} of over 690 mV was obtained for the drive-in time of 900 s in poly-Si of 5 min deposition time. For the less drive-in time, phosphorus atom diffusion in poly-Si is not sufficient. For longer drive-in time, more phosphorus atoms penetrate silicon oxide into c-Si substrate, reducing the insulating passivation effect caused by silicon oxide. Moreover, it is clear to see that the thinner 3 min poly-Si layer not only had inferior passivation than that of poly-Si with 5 min deposition but also is more sensitive to drive-in time. The solar cells with poly-Si deposition time of 15 min showed similar passivation compared with other groups, which could also be reflected in the comparison of V_{OC} between poly-Si 5 and 15 min in Figure 4b.




Figure 4. a) Implied- V_{OC} of poly-Si/SiO₂/c-Si stack structures with 3, 5, and 15 min for poly-Si deposition time as a function of drive-in time from 500 to 1700 s. The 15 min poly-Si layer is thicker than that of 5 min poly-Si, so the drive-in time is correspondingly lengthened. b) Comparison for the current-voltage curves between poly-Si of 5 min and 15 min deposition time. c,d) The electrical properties of V_{OC} and J_{SC} (c) and FF and Eff (d) for front poly-Si-based passivating contact solar cells with 5 min poly-Si deposition time for the same drive-in time. Note that the drive-in temperature was fixed to 780 °C. The pillars and top error bars in the bar graphs represent the mean and maximum values of those electrical parameters, respectively.

We had further investigated the influence of drive-in time of phosphorus diffusion in poly-Si on the electrical properties of solar cells. Double-sided symmetrically passivated samples and poly-Si-based passivating contact solar cells were prepared in the same process conditions using the same diffusion and deposition tube. Figure 4c,d shows the electrical properties (V_{OC} , I_{SC} , FF, and Eff) of poly-Si based passivating contact solar cells with 5 min poly-Si deposition time. The same variation trend for the conversion efficiency, Eff, in Figure 4d and implied- V_{OC} in Figure 4a could be clearly found featuring the optimal value of drive-in time of 900 s, which is also reflected in the test results of the series resistance R_s shown in Figure 5a. For the drive-in time of 900 s, R_s had the minimum value of 2.8 m Ω , resulting in the realization of average V_{OC} of 676.6 mV, I_{SC} of 9.6 A, FF of 79.6%, and Eff of 21.3% (traditional PERC with front TOPCon solar cells were compared in Table S1, Supporting Information). Figure 5b presented the comparison of external quantum efficiency EQE and reflectance R for the finished c-Si PERC solar cells with poly-Si deposition time of 5 and 15 min using the same condition in Figure 4b. Obviously, in the range of medium-short wavelength (<700 nm), the EQE of 15 min poly-Si was lower than that of 5 min poly-Si. Since thicker poly-Si does not cause a reduction in passivation performance as shown in Figure 4b, the lower EQE was mainly attributed to the parasitic absorption loss in impure poly-Si layer, resulting

in the lower cell efficiency of equal to 19.0% as well as the J_{SC} of just 35.2 mA cm⁻². For poly-Si of 5 min, gratifying news lie in that the high EQE (over 90%) in the range of the medium-long wavelength (500–950 nm), which demonstrated the good carrier collection throughout the solar cells, including the electrical shading areas.^[36]

Recombination current J_0 measured from double-sided symmetrically passivated sample with textured surfaces in our experiments only reflects the passivation properties of front surface emitter. The J_0 had the optimal value of ≈ 30 fA cm⁻² for the drive-in time of 900 s (see Figure S2, Supporting Information), which still greatly exceeded that of symmetrical samples on p-type c-Si with rear TOPCon emitter of 3.1 fA cm⁻² conducted by Fraunhofer ISE.^[21] Also, during high temperature sintering, firing-through silver paste is easy to penetrate poly-Si layer and contact with c-Si substrate, increasing the J_0 value in the passivating contact area.^[37,38] The investigation of front textured poly-Si based passivating contact p-type c-Si solar cells is at early stage. It is, therefore, necessary to analyze the carrier recombination loss in each part of the solar cell, so as to find an effective way to improve the cell efficiency. We employed the numerical simulation tool named Equivalent Circuit from PV Lighthouse.^[39] Based on the initial experimental parameters of the front emitter recombination current caused by surface passivation $J_{0e,pass}$, light-collected current J_L , series




Figure 5. a) Series resistance R_s versus drive-in time. The pillars and top error bars in the bar graphs represent the mean and maximum values. b) Comparison of EQE and R for the solar cells with poly-Si deposition time of 5 and 15 min. Photographs of the front and rear side of the c-Si PERC solar cell with 5-busbar for the cell efficiency of 21.3% conducted by screen printing, combining half-chip technology, are shown in the inset. c) Calculated cell efficiency improvements from 21.3% to 23.4% for p-PERC silicon solar cells with front poly-Si based passivating contacts versus the decreased J_0 values on both sides, together with d) the important model input parameters listed for comparison. $J_{0,total} = J_{0e} + J_{0b}$, where $J_{0e} = J_{0e,metal} + J_{0e,pass}$ and $J_{0b} = J_{0b,bulk} + J_{0b,rear}$. In the table, the footnotes (a) and (b) are indicated as follows: ^{a)}All the J_0 values are in units of $fA\ cm^{-2}$; $J_{0e,metal}$ means the J_0 value for front emitter caused by metal electrodes; ^{b)}The word “pass” is short for passivation; J_{0b} means the J_0 value for base region of solar cells.

resistance R_s , and shunt resistance R_{sh} , we show in Figure 5c that the simulated electrical properties of the p-type c-Si PERC solar cells, together with all the important model input parameters listed for comparison in Figure 5d.

We started from the solar cell efficiency of 21.3% ($V_{oc} = 676.9\ mV$, $J_{sc} = 39.5\ mA\ cm^{-2}$, $FF = 79.6\%$), closing to the average experimental result of 21.3% for the best drive-in time of 900 s (see Figure 4d). As shown in Figure 5d, the total J_0 of solar cells, named $J_{0,total}$, was divided into four parts including $J_{0e,pass}$, front emitter recombination current caused by metal electrode $J_{0e,metal}$, J_0 value caused by bulk recombination in base region $J_{0b,bulk}$, and the back recombination current caused by passivation and metallization $J_{0b,rear}$. This classification standard has been demonstrated by modeling a reference cell with TOPCon stack from Fraunhofer Institute, which was then extended to assess the efficiency potential of large area TOPCon cells on commercial grade Cz Si material with screen-printed contacts.^[40] Taking advantage of the technology available including the increase in surface concentration and junction depth of emitter doping, constriction of front finger width, and improvement of paste composition as well as sintering has the capacity to keep the electrode forming good ohmic contact.^[41] The $J_{0e,metal}$ value was expected to decrease from 100 to $5\ fA\ cm^{-2}$, resulting in an absolute increase in cell efficiency of

0.4% to 21.7%. SiO_2 layer can be further optimized such as reducing the density of interface state, adjusting oxygen content to increase the energy gap, and optimizing the film thickness and compactness to enhance the field effect and chemical passivation.^[18,40] Improvement of cell efficiency to 22.2% is calculated due to the decrease of $J_{0e,pass}$ from 75 to $8\ fA\ cm^{-2}$. Furthermore, using local boron doping, better back electrode paste, less front electrode shading, and better substrate material such as increase in resistivity and bulk lifetime,^[40] the optimized solar cell can be realized with the efficiency increased to 23.4% based on the decrease of $J_{0,total}$ from 118 to $33\ fA\ cm^{-2}$. From the listed solar cell electrical parameters in Figure 5c, the enhancement in cell efficiency is mainly profited from the improved V_{oc} .

In summary, we have investigated both experimentally and theoretically the application of full-area poly-Si based passivating contacts on front textured p-type c-Si PERC solar cells. The random textured surface prepared by alkali solution exhibited an excellent anti-reflectance of less than 2%. The passivation quality of SiO_2 /poly-Si stack grown with low-cost thermal oxidation and LPCVD technology in the same tube furnace has been evaluated from the implied- V_{oc} and minority carrier lifetime τ_{eff} of solar cell precursors. The relatively higher passivation of implied- V_{oc} of over 690 mV could be obtained by optimizing drive-in temperature and drive-in time of phosphorus dopants inside poly-Si. Poly-Si with a

deposition time of 5 min (≈ 25 nm thick) is a better choice since greater thickness can lead to severe photonic parasitic absorption. The large-area (244.3 cm^2) *p*-PERC c-Si solar cells yielding top efficiency of 21.3% was successfully achieved without the need for additional laser selective redoping. Theoretical analysis was finally conducted to further understand the recombination current loss in each part of the c-Si PERC solar cells. The optimized cell efficiency could be expected to increase to 23.4% with the total J_0 decreased from 280 to 33 fA cm^{-2} through optimizing the surface passivation, metal paste and substrate material. This work has demonstrated that front textured $\text{SiO}_2/\text{poly-Si}$ stack has a good full-area passivation effect for further improvement of *p*-type c-Si PERC solar cells. More important is that the passivating contact technology is compatible with the current PERC production lines, which has a good commercial prospect.

Supporting Information

Supporting Information is available from the Wiley Online Library or from the author.

Acknowledgements

This work was supported by the Major State Basic Research Development Program of China (2018YFB1500501 and 2018YFB1500302), National Natural Science Foundation of China (11974242, 11834011, and 11674225).

Conflict of Interest

The authors declare no conflict of interest.

Keywords

cell efficiency, *p*-PERC, solar cells, textured passivating contacts

Received: September 19, 2020

Revised: November 8, 2020

Published online:

- [1] A. W. Blakers, A. Wang, A. M. Milne, J. Zhao, M. A. Green, *Appl. Phys. Lett.* **1989**, 55, 1363.
- [2] T. Dullweber, S. Gatz, H. Hannebauer, T. Falcon, R. Hesse, J. Schmidt, R. Brende, *Prog. Photovoltaics* **2012**, 20, 630.
- [3] H. Huang, J. Lv, Y. Bao, R. Xuan, S. Sun, S. Sneck, S. Li, C. Modanese, H. Savin, A. Wang, J. Zhao, *Sol. Energy Mater. Sol. Cells* **2017**, 161, 14.
- [4] T. Dullweber, C. Kranz, R. Peibst, U. Baumann, H. Hannebauer, A. Fülle, S. Steckemetz, T. Weber, M. Kutzer, M. Müller, G. Fischer, P. Palinginis, H. Neuhaus, *Prog. Photovoltaics* **2016**, 24, 1487.
- [5] A. Bansal, P. Singh, R. K. Jha, B. R. Singh, *Appl. Phys. B* **2019**, 125, 114.
- [6] C. Kranz, B. Wolpensinger, R. Brendel, T. Dullweber, *IEEE J. Photovoltaics* **2016**, 6, 830.
- [7] P. Ortega, A. Orpella, I. Martín, M. Colina, G. López, C. Voz, M. I. Sánchez, C. Molpeceres, R. Alcubilla, *Prog. Photovoltaics* **2012**, 20, 173.
- [8] B. Hallam, A. Urueña, R. Russell, M. Aleman, M. Abbott, C. Dang, S. Wenham, L. Tous, J. Poortmans, *Sol. Energy Mater. Sol. Cells* **2015**, 134, 89.
- [9] B. Hoex, S. B. S. Heil, E. Langereis, M. C. M. van de Sanden, W. M. M. Kessels, *Appl. Phys. Lett.* **2006**, 89, 042112.
- [10] M. Shadab Siddiqui, B. K. Pant, A. K. Saxena, in *IEEE 46th Photovoltaic Specialists Conf. (PVSC)*, IEEE, Piscataway, NJ, USA **2019**, pp. 0334–0338.
- [11] R. Chen, H. Tong, H. Zhu, C. Ding, H. Li, D. Chen, B. Hallam, C. M. Chong, S. Wenham, A. Ciesla, *Prog. Photovoltaics* **2020**, <https://doi.org/10.1002/pip.3243>.
- [12] LONGi Solar sets new bifacial mono-PERC solar cell world record at 24.06%, <https://en.primasia.com/releases/apac/longi-solar-sets-new-bifacial-mono-perc-solar-cell-world-record-at-24-06-percent-235195.shtml> (accessed: January 2019).
- [13] M. Muller, G. Fischer, B. Bitnar, S. Steckemetz, R. Schiepe, M. Muehlbauer, *Energy Proc.* **2017**, 124, 131.
- [14] B. Min, M. Muller, H. Wagner, G. Fischer, R. Brendel, P. P. Altermatt, H. Neuhaus, *IEEE J. Photovoltaics* **2017**, 7, 1541.
- [15] A. Richter, J. Benick, F. Feldmann, A. Fell, M. Hermle, S. W. Glunz, *Sol. Energy Mater. Sol. Cells* **2017**, 173, 96.
- [16] C. Hollemann, F. Haase, S. Schäfer, J. Krügener, R. Brendel, R. Peibst, *Prog. Photovoltaics* **2019**, 27, 950.
- [17] D. Chen, Y. Chen, Z. Wang, J. Gong, C. Liu, Y. Zou, Y. He, Y. Wang, L. Yuan, W. Lin, R. Xia, L. Yin, X. Zhang, G. Xu, Y. Yang, H. Shen, Z. Feng, P. P. Altermatt, P. J. Verlinden, *Sol. Energy Mater. Sol. Cells* **2020**, 206, 110258.
- [18] D. Ding, G. Lu, Z. Li, Y. Zhang, W. Shen, *Sol. Energy* **2019**, 193, 494.
- [19] Global PERC cell capacity will exceed 90GW in 2019, and market share of n-type cell is expected to exceed 10% in 2021, https://www.sohu.com/a/277381044_115863 (accessed: November 2018).
- [20] F. Feldmann, M. Simon, M. Bivour, C. Reichel, M. Hermle, S. W. Glunz, *Sol. Energy Mater. Sol. Cells* **2014**, 131, 100.
- [21] A. Richter, J. Benick, R. Müller, F. Feldmann, C. Reichel, M. Hermle, S. W. Glunz, *Prog. Photovoltaics* **2018**, 26, 579.
- [22] D. Yan, A. Cuevas, S. P. Phang, Y. Wan, D. Macdonald, *Appl. Phys. Lett.* **2018**, 113, 061603.
- [23] A. Ingenito, G. Nogay, J. Stuckelberger, P. Wyss, L. Gnocchi, C. Allebe, J. Horzel, M. Despeisse, F.-J. Haug, P. Loper, C. Ballif, *IEEE J. Photovoltaics* **2019**, 9, 346.
- [24] T. Gao, Q. Yang, X. Guo, Y. Huang, Z. Zhang, Z. Wang, M. Liao, C. Shou, Y. Zeng, B. Yan, G. Hou, X. Zhang, Y. Zhao, J. Ye, *Sol. Energy Mater. Sol. Cells* **2019**, 200, 109926.
- [25] F. Feldmann, C. Reichel, R. Müller, M. Hermle, *Sol. Energy Mater. Sol. Cells* **2017**, 159, 265.
- [26] M. Lozac'h, S. Nunomura, K. Matsubara, *Sol. Energy Mater. Sol. Cells* **2020**, 207, 110357.
- [27] L. Gerling, S. Mahato, C. Voz, R. Alcubilla, J. Puigdollers, *Appl. Sci.* **2015**, 5, 695.
- [28] R. Varache, C. Leendertz, M. E. Gueunier-Farret, J. Haschke, D. Muñoz, L. Korte, *Sol. Energy Mater. Sol. Cells* **2015**, 141, 14.
- [29] F. Feldmann, M. Bivour, C. Reichel, M. Hermle, S. W. Glunz, in *Proc. European Photovoltaic Solar Energy Conf. and Exhibition (EU PVSEC)*, WIP Wirtschaft und Infrastruktur GmbH & Co Planungs KG, Munich, Germany **2013**, pp. 988–992, <https://doi.org/10.4229/28thEUPVSEC2013-2CO.4.4>.
- [30] D. Yan, A. Cuevas, J. Bullock, Y. Wan, C. Samundsett, *Sol. Energy Mater. Sol. Cells* **2015**, 142, 75.
- [31] F. Feldmann, G. Nogay, J. Polzin, B. Steinhauser, A. Richter, A. Fell, C. Schmiga, M. Hermle, S. W. Glunz, *IEEE J. Photovoltaics* **2018**, 8, 1503.
- [32] S. K. Chunduri, M. Schmela, *TaiYangNews* **2019**, 17.
- [33] F. Feldmann, M. Bivour, C. Reichel, M. Hermle, S. W. Glunz, *Sol. Energy Mater. Sol. Cells* **2014**, 120, 270.

- [34] Y. Zeng, H. Tong, C. Quan, L. Cai, Z. Yang, K. Chen, Z. Yuan, C.-H. Wu, B. Yan, P. Gao, J. Ye, *Sol. Energy* **2017**, 155, 654.
- [35] S. Reiter, N. Koper, R. Reineke-Koch, Y. Larionova, M. Turcu, J. Krügener, D. Tetzlaff, T. Wietler, U. Höhne, J.-D. Kähler, R. Brendel, R. Peibst, *Energy Proc.* **2016**, 92, 199.
- [36] R. Keding, D. Stuwe, M. Kamp, C. Reichel, A. Wolf, R. Woehl, D. Borchert, H. Reinecke, D. Biro, *IEEE J. Photovoltaics* **2013**, 3, 1236.
- [37] M. K. Stodolny, J. Anker, B. L. J. Geerligs, G. J. M. Janssen, B. W. H. van de Loo, J. Melskens, R. Santbergen, O. Isabella, J. Schmitz, M. Lenes, J. Luchies, W. M. M. Kessels, I. Romijn, *Energy Proc.* **2017**, 124, 635.
- [38] P. Padhamnath, J. Wong, B. Nagarajan, J. K. Buatis, L. M. Ortega, N. Nandakumar, A. Khanna, V. Shanmugam, S. Dutttagupta, *Sol. Energy Mater. Sol. Cells* **2019**, 192, 109.
- [39] O. Breitenstein, S. Rißland, *Sol. Energy Mater. Sol. Cells* **2013**, 110, 77.
- [40] C. W. Chen, M. Hermle, J. Benick, Y. Tao, Y. W. Ok, A. Upadhyaya, A. M. Tam, A. Rohatgi, *Prog. Photovoltaics* **2017**, 25, 49.
- [41] M. Hermle, F. Feldmann, J. Eisenlohr, J. Benick, A. Richter, B. Lee, P. Stradins, A. Rohatgi, S. W. Glunz, in *IEEE 42nd Photovoltaic Specialists Conf. (PVSC)*, Piscataway, NJ, USA **2015**, <https://doi.org/10.1109/PVSC.2015.7356219>.