

Carrier-selective contacts for Si solar cells

F. Feldmann, M. Simon, M. Bivour, C. Reichel, M. Hermle, and S. W. Glunz *Fraunhofer Institute for Solar Energy Systems, Heidenhofstrasse* 2, 79110 Freiburg, Germany

(Received 4 February 2014; accepted 24 April 2014; published online 8 May 2014)

Carrier-selective contacts (i.e., minority carrier mirrors) are one of the last remaining obstacles to approaching the theoretical efficiency limit of silicon solar cells. In the 1980s, it was already demonstrated that n-type polysilicon and semi-insulating polycrystalline silicon emitters form carrier-selective emitters which enabled open-circuit voltages (V_{oc}) of up to $720\,\mathrm{mV}$. Albeit promising, to date a polysilicon emitter solar cell having a high fill factor (FF) has not been demonstrated yet. In this work, we report a polysilicon emitter related solar cell achieving both a high $V_{oc} = 694\,\mathrm{mV}$ and FF = 81%. The passivation mechanism of these so-called tunnel oxide passivated contacts will be outlined and the impact of TCO (transparent conductive oxide) deposition on the injection-dependent lifetime characteristic of the emitter as well as its implications on FF will be discussed. Finally, possible transport paths across the tunnel oxide barrier will be discussed and it will be shown that the passivating oxide layer does not lead to a relevant resistive loss and thus does not limit the solar cell's carrier transport. Contrary to amorphous silicon-based heterojunction solar cells, this structure also shows a good thermal stability and, thus, could be a very appealing option for next generation high-efficiency silicon solar cells. © 2014 AIP Publishing LLC.

[http://dx.doi.org/10.1063/1.4875904]

For the realization of silicon solar cells approaching the theoretical efficiency limit of 29.4%, carrier-selective contacts with low minority carrier recombination and efficient majority carrier transport are mandatory. One example of a solar cell with carrier-selective contacts is heterojunction solar cells with intrinsic thin-film (HIT), where record efficiencies of 24.7%² are already achieved. The outstanding open-circuit voltage (V_{oc}) of 750 mV can be ascribed to the excellent surface passivation provided by the intrinsic amorphous silicon layers (a-Si:H). However, this surface passivation scheme can withstand only low process temperatures (~250 °C) and therefore requires a dedicated back-end processing (low-temperature TCO deposition and metallization). Another approach of carrier-selective contacts are the polysilicon emitter (PE)³ or the related semi-insulating polycrystalline silicon (SIPOS) technologies.⁴ These technologies offer a higher tolerance to high-temperature back-end processes and thus facilitate the deposition of crystalline TCOs as well as sintering processes for metal contacts. In the 1980s, these contacts, which were invented for bipolar junction transistors (BJTs), were applied to solar cells with the aim to significantly reduce the surface recombination. An excellent $V_{\rm oc}$ of 720 mV was achieved using the SIPOS emitter. However, the authors reported no values for the fill factor (FF) and therefore it is not clear if the majority carrier transport was efficient. At the same time, Tarr demonstrated a polysilicon emitter solar cell with Al back surface field (BSF) achieving 652 mV. Unfortunately, a FF of only 60.5% was obtained. Moreover, the solar cell's blue response was significantly degraded by substantial parasitic absorption in the 50 nm thick polysilicon emitter. Although PE-based approaches promise excellent surface passivation, higher doping efficiency in comparison to amorphous silicon layers, and a significantly reduced parasitic absorption, neither a high FF nor a high $J_{\rm sc}$ has been demonstrated so far. In this work, we will demonstrate a solar cell with minority (emitter) and majority (BSF) carrier contacts realized by a thin tunnel oxide and doped silicon thin film, enabling a high $V_{\rm oc}$ and FF at the same time. The interface passivation achieved by the so-called tunnel oxide passivated contacts is investigated and the impact of TCO deposition is illustrated. It will be shown that these carrier-selective contacts do not only provide a high quasi-Fermi level (QFL) splitting but also yield a high external voltage and that the two tunnel oxides do not restrict the carrier transport.

The interface passivation of both carrier-selective contacts was studied by means of injection-dependent lifetime measurement utilizing the QSSPC (quasi-steady state photoconductance) setup. Symmetrical lifetime samples were realized on 250 μ m thick, (100)-oriented 1 Ω cm p-type FZ silicon. After an RCA clean, a ~14 Å thin tunnel oxide layer was wet-chemically grown in nitric acid (68 wt. %, 110 °C for 10 min). Subsequently, 15 nm thick Si based layers (phosphorus or boron-doped) were deposited with an amorphous structure by chemical vapour deposition on both sides leading to symmetrical Si(n)/SiO_x/c-Si(p)/SiO_x/Si(n) (n-contact) and Si(p)/SiO_x/c-Si(p)/SiO_x/Si(p) (p-contact) structures. Thereafter, the samples were exposed to a furnace anneal with plateau temperatures in the range of 700 °C-900 °C which lead to a partial crystallization of the Si layers. The samples were finalized by a hydrogen passivation process at 400 °C. The interface passivation of these structures is characterized by the implied voltage at 1 sun (iV_{oc}) which is calculated according to

$$iV_{oc} = \frac{kT}{q} ln \left(\frac{1}{n_i^2} \left(\Delta n + \frac{n_i^2}{N_D} \right) (\Delta n + N_D) \right).$$

Fig. 1 plots the $iV_{\rm oc}$ over $T_{\rm Anneal}$ for both P- and B-doped structures. For the n-contact, the optimum




FIG. 1. Implied $V_{\rm oc}$ as a measure of the passivation quality of both the n-and p-contact after hydrogen passivation as a function of the furnace annealing temperature.

annealing temperature is in the range of $800 \,^{\circ}\text{C}-900 \,^{\circ}\text{C}$ and a maximum $iV_{\text{oc}} = 720 \,\text{mV}$ was obtained. On the other hand, the optimum temperature range for the p-contact is narrower $(800\text{-}850\,^{\circ}\text{C})$ and the maximum $iV_{\text{oc}} = 680 \,\text{mV}$ is significantly lower. The corresponding minimum J_0 values are about 10 and 50 fA/cm² for n- and p-contacts, respectively. This distinctive behavior was also observed for PE BJTs, where $J_{0\text{e}}$ values as low as 20 fA/cm² (Ref. 10) and 100 fA/cm² (Ref. 11) for the P- and B-doped polysilicon emitter were reported, respectively. These fundamental differences between P- and B-doped layers can be attributed to the following reasons: (i) asymmetry of the oxide barrier height, 12 (ii) B-doped silicon thin films have a higher defect density, 13 and (iii) the penetration of the tunnel oxide by diffusing boron atoms leads to a higher defect creation. 14

In Ref. 15, it was reported that the n-contact's passivation degraded strongly at $T_{\rm Anneal} > 900\,^{\circ}{\rm C}$. This effect is independent of doping but can be explained by the balling-up of the tunnel oxide layer which was observed for the related PE BJTs first. This balling-up of oxide is accompanied by a strong reduction of $R_{\rm s}$. Thus, for BJTs a fundamental trade-off between a high gain (low $J_{0\rm e}$) and low series resistance had to be addressed. While this posed a big problem for the scaling of high-speed BJTs, to does not affect our solar cell structure because the carrier-selective contacts cover the entire surface of the solar cell. This was already demonstrated for a majority carrier contact on an n-type solar cell achieving FF > 82%.

The contacts' selectivity can be characterized by their self-induced c-Si dark band bending. The dark band bending φ_0 was obtained by the surface photovoltage technique. 18 To this end, one-sided Si(n)/SiO_x/c-Si(p) and Si(p)/SiO_x/c-Si(n) structures were realized on *p*-type and *n*-type 1 Ω cm Si wafers ($N_{\rm A}=1.5\times10^{16}~{\rm cm}^{-3}$, $N_{\rm D}=5\times10^{15}~{\rm cm}^{-3}$), respectively. The theoretical upper limit for φ_0 is the difference between Fermi-level and conduction and valence band of the c-Si absorber and takes a value of 932 mV and 902 mV, respectively. The measured dark band bending of the Si(n)/SiO_x/c-Si(p) structure was $\varphi_0=928~{\rm mV}$ and $\varphi_0=900~{\rm mV}$ for the Si(p)/SiO_x/c-Si(n) structure. That both




FIG. 2. Schematic of solar cell with tunnel oxide passivated emitter and BSF.

values agree well with the upper limit underlines the high selectivity of the contacts.

To study the charge carrier transport across the tunnel junction, planar solar cells on p-type silicon were fabricated (see sketch in Fig. 2). The *n*-contact formed the front emitter and the p-contact the BSF. After the deposition of the doped silicon layers, the wafer received a thermal treatment for 60 min at a plateau temperature of 800 °C. Since the sheet resistance of the 15 nm thin Si(n) layer is in the k Ω range, 70 nm ITO was sputtered on the front side to provide for the lateral transport of charge carriers to the metal fingers. The sputter damage was then cured by annealing at 250 °C for 10 min on a hotplate. Although the passivated contacts are tolerant to high-temperature processes, a higher annealing temperature would significantly alter the properties of the used ITO. Finally, Ag was thermally evaporated on the rear side and $60 \, \mu m$ wide fingers were realized by thermal evaporation of a Ti/Pd/Ag stack and the lift-off technique.

Fig. 3 illustrates the influence of ITO sputtering on the initial injection-dependent lifetime characteristic. An excellent passivation quality is achieved directly after the thermal treatment ($iV_{oc} = 706 \,\mathrm{mV}$). At low-level injection, a constant lifetime characteristic is obtained and yields a very high implied FF (iFF) of 85%. After ITO deposition, the picture




FIG. 3. Lifetime characteristic of non-metallized solar cell after specific processing steps. Stars and pentagons denote $iV_{\rm oc}$ and $iV_{\rm MPP}$, respectively.

changes completely: not only $iV_{\rm oc}$ is significantly diminished but also the lifetime is strongly decreased at low-level injection. As a result, the iFF is reduced to 82.8%. This can be ascribed to substantial sputter damage which creates defects at the Si/SiO_x interface and in the bulk of the Si layer. ^{19,20} By means of hotplate annealing, the initial passivation quality could be partially recovered. However, the non-passivated defects still adversely affect the lifetime characteristic at open-circuit and maximum power point (MPP) conditions. Nevertheless, iFF takes a fairly high value of 83.9%. In combination with the 1D junction design of both the electron and hole contact, the solar cell has a high FF potential.

The finished cells yield a maximum $V_{\rm oc}$ of 694 mV and demonstrate that the QFL splitting, i.e., the implied voltage provided by both tunnel oxide passivated contacts is maintained in the finished device. Furthermore, the high iFF almost completely translates into a high pseudo FF (pFF) of 83.6% obtained by SunsVoc measurement. Additionally, a SunsVoc characteristic was taken at high illumination intensities to probe the doping efficiency of the Si(n) emitter and its contact properties to the ITO contact. In contrast to insufficiently doped a-Si:H layers, no pronounced counter-diode can be observed, which means that the doping efficiency of the emitter is sufficient and the Si(n)/TCO contact does not limit the FF of the cell.

Therefore, the remaining hurdles are the tunnel oxide layers which principally act as a barrier for the carrier transport. However, depending on the thickness and the existence of small pinholes, charge carriers can overcome this barrier without a relevant resistance loss. It was already shown that the used thin oxide layer can be integrated into a passivated electron rear contact for n-type Si solar cells without hampering the cell's fill factor. 15 Charge carriers can overcome this oxide barrier by means of tunneling (direct or trapassisted)²² or via pinholes in the oxide.²³ A partial oxide break up occurs at $T_{\rm Anneal} > 900\,^{\circ}{\rm C}$ (Ref. 16) and can be used to reduce the structure's contact resistance. However, after annealing at lower temperatures, a large proportion of the oxide layer remains intact (observed by TEM) and therefore tunneling has to be a relevant transport path for the realized solar cells. Regarding tunneling transport, the thin SiO_x layer exhibits a higher barrier for holes than for electrons due to the oxide's larger valence band offset to Si $(\Delta E_{\rm V} = 4.5 \,\text{eV}, \, \Delta E_{\rm C} = 3.1 \,\text{eV})^{24}$ As a result, the direct tunneling process would be less likely for holes than for electrons and would lead to a higher resistance contribution of the boron-doped hole contact.

The results from the light I-V measurements of the solar cell are given in Table I. Besides a high $V_{\rm oc}$ of 694 mV, the best cell yields a FF of 81.1%. The solar cell's series resistance is calculated from the difference between pFF and

TABLE I. Planar solar cell parameters measured by light I-V and $SunsV_{oc}$.

	$V_{\rm oc}$ (mV)	$J_{\rm sc}$ (mA/cm ²)	FF (%)	<i>PFF</i> (%)	η (%)
Average (14 cells)	692.4 ± 1.6	31.6 ± 0.2	79.4 ± 1.7	83.1 ± 0.7	17.3 ± 0.4
Best	693.5	31.8	81.1	83.6	17.9

 FF^{25} and takes a low of value of 0.5 Ω cm². This value includes all contact resistance contributions (metal/TCO, metal/Si, TCO/Si, and tunnel junctions) as well as series resistances contribution from the lateral transport in the TCO and the metal grid as well as transport in the silicon base. This shows that the oxide barrier in the boron doped hole contact does not lead to a serious contact resistance contribution which would limit the fill factor of the device. This means that either the barrier height for holes is still small enough for an appropriate direct tunneling process or other transport mechanisms like trap-assisted tunneling play a role in the transport of carriers.

The low $J_{\rm sc}$ can be attributed mainly to the nature of the planar test structure. First, a poor light trapping at the non-textured front combined with a shading loss of $\sim \! 10\%$ due to the $60\,\mu{\rm m}$ wide metal grid fingers reduces the $J_{\rm sc}$ by about $8.9\,{\rm mA/cm^2}$. Second, the escape of IR light at the rear side amounts to a $J_{\rm sc}$ loss of $3.0\,{\rm mA/cm^2}$. Thus, the maximum absorbed current (calculated via 1-R) is $34\,{\rm mA/cm^2}$. The difference between the measured $J_{\rm sc}$ and the absorbed photocurrent can be explained by parasitic absorption in the ITO and Si(n) emitter ($\lambda < 700\,{\rm nm}$) and by free-carrier absorption in the ITO and absorption in the Si(p) contact ($\lambda > 900\,{\rm nm}$).

A solar cell with a tunnel oxide passivated emitter and BSF was presented. The surface passivation mechanism of these carrier-selective contacts as well as the inferior performance of the p-contact were discussed. The selectivity of the contacts was substantiated by a high $V_{\rm oc}$ of 694 mV. While related PE solar cells suffered from low FFs, the tunnel oxide layers needed for passivation did not significantly increase the cell's series resistance and allowed for a high FF of 81%. Thus, these first results indicate that this passivated contact technology might be a promising alternative to amorphous silicon based heterojunctions.

The authors would like to thank A. Leimenstoll, F. Schätzle, S. Seitz, and N. Weber for sample preparation as well as E. Schäffer for measuring the solar cells and J. Behncke for SPV measurements. This work was funded by the German Federal Ministry for the Environment, Nature Conservation, and Nuclear Safety under Grant No. 0325292 "ForTeS."

¹A. Richter, M. Hermle, and S. W. Glunz, IEEE J. Photovoltaics 3, 1184 (2013).

²M. Taguchi, A. Yano, S. Tohoda, K. Matsuyama, Y. Nakamura, T. Nishiwaki, K. Fujita, and E. Maruyama, in Proceedings of the 39th IEEE Photovoltaic Specialists Conference, Tampa, Florida, USA, 2013.

Z. Lieblich and A. Bar-Lev, IEEE Trans. Electron Devices 24, 1025 (1977).
Matsushita, N. Ohuchi, H. Hayashi, and H. Yamoto, Appl. Phys. Lett. 35, 549 (1979).

⁵E. Yablonovitch, T. Gmitter, R. M. Swanson, and Y. H. Kwark, Appl. Phys. Lett. 47, 1211 (1985).

⁶N. G. Tarr, IEEE Electron Device Lett. **6**, 655 (1985).

⁷R. A. Sinton, A. Cuevas, and M. Stuckings, in *Proceedings of the 25th IEEE Photovoltaic Specialists Conference* (IEEE, New York, NY, USA, Washington DC, USA, 1996), p. 457.

⁸Hikaru Kobayashi Asuha, O. Maida, M. Takahashi, and H. Iwasa, J. Appl. Phys. 94, 7328 (2003).

⁹S. Lindekugel, H. Lautenschlager, T. Ruof, and S. Reber, in *Proceedings* of the 23rd European Photovoltaic Solar Energy Conference (Valencia, Spain, 2008), p. 2232.

¹⁰Y. H. Kwark and R. M. Swanson, Solid State Electron. **30**, 1121 (1987).

¹¹C. M. Maritan and N. G. Tarr, IEEE Trans. Electron Devices 36, 1139 (1989).

- ¹²A. G. Oneill, Solid-State Electron. **29**, 305 (1986).
- ¹³R. A. Street, Hydrogenated Amorphous Silicon (Cambridge University Press, Cambridge, 1991).
- ¹⁴T. Yamamoto, K. Uwasawa, and T. Mogami, IEEE Trans. Electron Devices 46, 921 (1999).
- ¹⁵F. Feldmann, M. Bivour, C. Reichel, M. Hermle, and S. W. Glunz, Sol. Energy Mater. Sol. Cells **120**, 270 (2014).
- ¹⁶G. R. Wolstenholme, N. Jorgensen, P. Ashburn, and G. R. Booker, J. Appl. Phys. 61, 225 (1987).
- ¹⁷I. R. C. Post, P. Ashburn, and G. R. Wolstenholme, IEEE Trans. Electron Devices 39, 1717 (1992).
- ¹⁸K. Heilig, Solid-State Electron. **21**, 975 (1978).
- ¹⁹R. Street, D. Biegelsen, and J. Stuke, Philos. Mag. B **40**, 451 (1979).
- ²⁰B. Demaurex, S. De Wolf, A. Descoeudres, Z. C. Holman, and C. Ballif, Appl. Phys. Lett. **101**, 171604 (2012).
- ²¹M. Bivour, M. Reusch, S. Schroer, F. Feldmann, J. Temmler, H. Steinkemper, and M. Hermle, IEEE J. Photovoltaics 4, 566 (2014).
- ²²H. C. Card and E. H. Rhoderic, J. Phys. D: Appl. Phys. 4, 1589 (1971).
- ²³M. A. Green, Appl. Phys. Lett. **33**, 178 (1978).
- ²⁴W. C. Lee and C. M. Hu, IEEE Trans. Electron Devices **48**, 1366 (2001).
- ²⁵D. Pysch, A. Mette, and S. W. Glunz, Sol. Energy Mater. Sol. Cells 91, 1698 (2007).