ELSEVIER

Contents lists available at SciVerse ScienceDirect

# Microelectronic Engineering

journal homepage: www.elsevier.com/locate/mee



# Detection of traps induced and activated by high field stress in an N-channel VDMOSFET transistor using current deep level transient spectroscopy (CDLTS)

N. Abboud a,b,\*, Y. Cuminal b, A. Foucaran b, C. Salame a

<sup>a</sup>LPA, Department of Physics, Faculty of Sciences II, Fanar Campus, Lebanese University, 90656 Jdeideh, Lebanon <sup>b</sup> Institut d'Electronique du Sud IES, University of Montpellier II, 34095 Montpellier, Cedex 5, France

## ARTICLE INFO

Article history:
Received 3 May 2011
Received in revised form 8 July 2011
Accepted 18 August 2011
Available online 25 August 2011

Keywords: CDLTS Deep levels Electrical stress

## ABSTRACT

Commercial VDMOSFETs transistors were subjected to positive and negative high field stress. A new model of current deep level transient spectroscopy (CDLTS) characterization is adopted in a research of defects induced and activated by electrical stress. This model is based on pulse width scan instead of classical temperature scan. The band gap is scanned by varying the pulse base level. Positive and negative high field stresses were applied for different periods ranging from 30 to 120 min. After each stress period, activation energies and capture cross sections of detected traps were estimated. Different defects were detected and we have distinguished the doping levels and interface states from deep levels located in the forbidden band gap.

© 2011 Elsevier B.V. All rights reserved.

#### 1. Introduction

Semiconductor crystals are of highest purity and quality, but they are not perfect. They contain some crystal defects such as interstitials (excess semiconductor atoms in the crystal lattice), vacancies (missing semiconductor atoms in the crystal lattice) and dislocations (imperfections in the crystal structure), as well as traces of impurity elements such as metallic atoms or oxygen. These defects and impurities give rise to permitted levels within the energy band gap. These levels exchange electrons with conduction and valence bands and are called "generation-recombination centers" or in short "recombination centers". The recombination of carriers takes place not only within the bulk of a semiconductor crystal, but at its surface as well. The surface is indeed a place where the periodicity of the crystal lattice is interrupted and where contact with another substance (SiO<sub>2</sub> in our studied devices) is made. The existence of deep levels has detrimental effects on the performance of the devices based on these semiconductors. Therefore, the investigation of their origin and properties plays a crucial role in improving the devices performance and quality [1,2].

Metal-oxide-semiconductor field effect transistor (MOSFET) structures play an important role in semiconductor technology. Measurement of deep level defects in these devices provides essential information for optimizing production processes and to predict device performance [3]. Capacitance deep level transient spectroscopy (DLTS) [4] on metal-oxide-semiconductor (MOS) capacitors

E-mail address: nadine.abboud@hotmail.com (N. Abboud).

and schottky diodes or pn junctions has received much attention in recent years and many papers have improved the original model or technique. Otherwise, very few works have focused on the development of models for the characterization of transistors by current DLTS even though this technique is known to be much more sensitive than the capacitance DLTS and allows measurements on small area and/or resistive samples [5–7]. The deep level transient spectroscopy (DLTS) has turned out to be a powerful method to analyze transient signals and to characterize deep level defects by determining their concentrations, their thermal energies and their capture section [8,9].

The DLTS method uses the difference between two points of the capacitance transient signal as a function of temperature. This difference is called a DLTS signal. The conventional current deep level transient spectroscopy (CDLTS) method is based on the difference between two points of the current transient signal at two different times  $(t_1, t_2)$  as a function of temperature. But in our work, the CDLTS signal is the difference between two points of the current transient as a function of the pulse width which eliminates temperature scanning or variation and enables faster measurements [10].

# 2. Experimental set-up

Studied devices were IRF540 N commercial N-channel VDMOS-FET structures, manufactured by standard commercial processes and capsulated in a low cost TO220 plastic package. The drain-source breakdown voltage is 100 V and the maximum gate-source voltage is 20 V, the approximate oxide thickness is 100 nm. Electrical stressing was performed by applying a positive bias of

<sup>\*</sup> Corresponding author at: Institut d'Electronique du Sud IES, University of Montpellier II, 34095 Montpellier, Cedex 5, France.

44 V and a negative bias of -44 V to the gate electrode, with drain and source terminals grounded. This stress was assured by a step of 1 V/s until the maximum value is reached in order to prevent a sudden breakdown of the oxide. Different stress periods were applied going from 30 to 120 min with a step of 30 min. Stressing was stopped at various times and CDLTS characterization was performed. The measuring procedure will not induce any changes in the created defects since the measurement is completed at room temperature without any annealing.

In this work, we are going to adopt a different approach for the determination of the trap energy  $E_{\rm T}$ . This method is based on a pulse width scan in order to determine the value ( $T_{\rm max}$ ) which gives the max CDLTS signal  $S_{\rm max}$ . Then the pulse width is fixed at  $T_{\rm max}$  and the pulse base level is varied to scan a large part of the energy gap searching for the location of the trap level. It is worth noting that the variation of the pulse base level is frequently used in charge pumping [11] and was also applied for the DLTS profiling of the interface traps in MIS diodes in a limited part of the band gap [12]. In our case the pulse base level allows us to scan a large part of the energy gap as minority carrier generation problems are absent in enhancement MOSFETs. Just like in classical CDLTS, deep levels are filled during the pulse and their emission characteristics are extracted from the transient analysis [13].

The measurements were performed by applying a drain to source voltage of 0.7 V to keep the drain in the linear regime, in order to have a more or less symmetric depleted region under the gate. The filling pulse voltage applied to the gate is of 4 V (in the strong inversion regime), with a frequency of 1 kHz while the pulse width has been varied from 40 to 3000  $\mu s$ . Fig. 1 resumes the applied technique and shows the different experimental parameters.

A polarization of 4 V on the gate contact is a transition state between the weak inversion and the strong inversion regimes. For this polarization, bulk traps are no longer separable from interface traps which exhibit comparatively long time constant. As a result, the time variation of drain current is governed by the transient behaviors of interface states, which density greatly exceeds that of bulk traps.

# 3. Results and discussion

We have made use of the current dependent mobility model. The CDLTS signal is defined in unit of current by:

$$S = \mu_0(Z/L)V_{\rm ds}Q_{\rm d0}\left(\frac{N_{\rm tt}}{N_{\rm a}}\right)[\exp(-t_1/\tau) - \exp(-t_2/\tau)] \eqno(1)$$

Where  $\mu_0$  is the low field mobility,  $V_{\rm ds}$  is the drain voltage, Z is the channel width, L is the channel length,  $Q_{\rm d0}$  is the depletion charges when all defects are neutral,  $V_{\rm ds}$  is the drain voltage,  $N_{\rm tt}$  and  $N_{\rm a}$  are respectively the traps and dopants concentrations and  $\tau$  is the emission time constant at fixed temperature [10].

The trap energy level  $E_{\rm T}$  was identified by carrying out a pulsewidth scan at room temperature and at a fixed value of the pulse base level  $V_2$ . As a result, the value of the pulse width  $T_{\rm max}$  which gives the maximum CDLTS signal is determined. The pulse width is then fixed at this value and the CDLTS signal is measured as a function of  $V_2$ , while the pulse top level  $V_1$  is kept fixed at a specific value in strong inversion. As the base level in increased, the CDLTS signal S remains constant at the beginning, then starts to decay and approaches zero. This decay happens when the Fermi level position corresponding to  $V_2$  starts to be close to  $E_{\rm T}$ . The CDLTS signal continues to decrease and eventually reaches zero when the Fermi level at the semiconductor surface goes just above  $E_{\rm T}$ .

Fig. 2 represents the variation of CDLTS signal S with respect to the inverse of the pulse width 1/T for different stress periods in the case of positive bias stress.

It is clear that the CDLTS signal S is altered by the applied stress.  $T_{\rm max}$  is equal to 420 µs for the virgin device and the devices stressed for 30, 60 and 90 min while  $T_{\rm max}$  is about 400 µs in the case of the device stressed for 120 min. CDLTS signal S shows larger values after stress and we noticed that for stress periods above 60 min S has smaller values than those detected at 60 min [14].

Fig. 3 shows the variation of CDLTS signal S vs. pulse base level  $V_2$ . We found that the signal's annulations do not take place at the same  $V_2$ .

Fig. 4 represents the variation of the CDLTS signal S vs. the inverse of the pulse width 1/T for different stress periods in the case of negative bias stress. CDLTS signal S shows an ascending variation with stress time in the case of negative bias stress.

Fig. 5 represents a plot of the CDLTS signal S vs.  $V_2$  for different stress periods and in the case of negative bias stress. As positive bias stress, the annulations in the case of negative bias stress show different values of  $V_2$  with respect of stress time.

As shown in Figs. 3 and 5 the signal CDLTS reaches zero at a certain value of  $V_2$ , which corresponds to  $E_T - E_V$ . Tables 1 and 2





Fig. 1. Illustrated figure of the CDLTS technique and different experimental parameters.



**Fig. 2.** Measured CDLTS signal vs. the inverse of the pulse width 1/T for different stress periods in the case of positive bias stress.




Fig. 3. Measured CDLTS signal vs. pulse base level  $V_2$  in the case of positive bias stress.

represent the value of  $V_2$  given annulations, the corresponding energies in the band gap  $E_{\rm T}-E_{\rm V}$  and the nature of detected defects and the capture cross section in the case of positive and negative bias stress respectively.


Fig. 6 represents the energy bands diagram under polarization. The surface potential can be expressed as a function of the gate voltage  $V_2$  and the flat band voltage  $V_{FB}$  by:

$$\psi_{\mathsf{S}} = V_2 + |V_{\mathsf{FB}}| \tag{2}$$


Knowing  $\Psi_5$ , the traps activation energy is calculated basing on the following relation [11]:

$$E_{\rm T} - E_{\rm V} = \frac{E_{\rm g} + V_2 - |V_{\rm FB}|}{2} \tag{3}$$

Fig. 7 shows the positions of different trap levels presented into the band gap of the semiconductor. Donor and acceptor impurities are commonly introduced into semiconductors to increase electron or hole concentrations, which modifies the electrical properties of the material. The energy levels created in the band gap by the



**Fig. 4.** Measured CDLTS signal vs. the inverse of the pulse width T for different stress periods in the case of negative bias stress.



**Fig. 5.** Measured CDLTS signal vs. pulse base level  $V_2$  in the case of negative bias stress.

presence of such impurities are situated close to the top of the valence band or the bottom of the conduction band. Other elements, such as gold, silver, iron, copper and zinc introduce one or several energy level in the band gap of silicon. These levels are located closer to the center of the band gap and are called "deep levels".

The growth of the semiconductor, the processing of the device and operating conditions can be considered as the main source for defects [15]. Also the applied high field stress leads to the creation of oxide trapped charges (into the gate oxide) and interface states (at the  $Si/SiO_2$  interface) [16,17].

Knowing the trap activation energy, the capture cross section can be estimated via the following relation:

$$\operatorname{Ln}\left(\frac{e_{\mathrm{p}}}{T^{2}}\right) = \operatorname{Ln}(\gamma\sigma_{\mathrm{p}}) - \frac{E_{\mathrm{a}}}{KT} \tag{4}$$

Where  $e_{\rm p}$  is the emission rate  $\left(e_{\rm p}=\frac{{\rm Ln}(t_2/t_1)}{(t_2-t_1)}\right)$ , T is the room temperature,  $\gamma$  is a pre-exponential factor  $(\gamma=1.78\times10^{21}~{\rm s^{-1}cm^{-2}}$  for


**Table 1**Deep levels detected in the case of positive bias stress.

Stress time (min)	V <sub>2</sub> (V)	$E_{\rm T} - E_{\rm V}$ (eV)	Defect nature	Capture cross section (cm <sup>-2</sup> )
0	0.84	0.24	Cu	$3.136 \times 10^{-19}$
30	1	0.34	Ag	$1.824 \times 10^{-17}$
60	1.05	0.41	Fe	$2.665 \times 10^{-16}$
90	1.27	0.40	Fe	$1.852 \times 10^{-16}$
120	1.12	0.48	Complex Fe contamination	$5.206 \times 10^{-15}$

 Table 2

 Deep levels detected in the case of negative bias stress.

Stress time (min)	V <sub>2</sub> (V)	$E_{\rm T}-E_{\rm V}$ (eV)	Defect nature	Capture cross section (cm <sup>-2</sup> )
0 30	1.06 1.06	0.11 0.21	Fe-B Shallow trap	$\begin{array}{c} 1.893 \times 10^{-21} \\ 9.562 \times 10^{-20} \end{array}$
60	1.38	0.15	Shallow trap	$9.378 \times 10^{-21}$
90	1.40	0.14	Shallow trap	$6.682 \times 10^{-21}$
120	1.35	0.26	Interface state	$7.20 \times 10^{-19}$



**Fig. 6.** Energy-band diagram of the semiconductor surface with a deep trap under polarization.

p-type Si), K is the Boltzmann constant and  $E_a$  is the activation energy ( $E_a = E_T - E_V$ ).

In the case of positive bias stress, initially we could detect the copper atom Cu [18]. This atom may be the result of a contamination during fabrication process.For other stress periods, two assumptions can be made:

- 1. Metallic atoms present in the channel as residue of manufacturing process are activated by the applied stress such as silver Ag at 30 min [19], iron Fe for 60, 90 min [20,21] and complex Fe contamination for 120 min [22–25].
- 2. These defects are created by the electrical stress and their activation energies are equal to those of Ag and Fe.




Fig. 7. Illustrated figure of different levels presented within the band gap of the semiconductor.

The disappearance of traps associated to copper Cu and silver Ag for larger stress periods can be due to their healing after 30 min of positive bias stress.

In the case of negative bias stress, defect detected before stress corresponds to acceptors level due to the formation of the Fe–B complex [26]. Since the material is p type doped, pairing of the interstitial iron with boron is probably occurring. However, this case has been investigated by several authors [27–29] and they found an activation energy for FeB of nearly 100 meV. For 30, 60, 90 min of stress, defects detected are shallow traps emerged associated to fast trapping/detrapping mechanisms of both type of carriers, due to the alternative charging of gate oxide with holes and electrons [30]. Trap detected at 120 min of negative bias stress is associated to an interface state at the Si/SiO<sub>2</sub> interface [30].

Considering the capture cross section, we notice that defects detected in the case of positive bias stress have larger capture cross section than those detected for negative bias stress.

All these defects are located in the lower half of the forbidden band gap scanned by applying a positive voltage  $V_2$  on the gate contact (inversion regime) and where energy levels are inclined downwards.

# 4. Conclusion

In this paper, a novel approach for current DLTS has been adopted by using a pulse width scan. This measurement procedure does not involve any temperature variation and is therefore simpler and faster than the conventional measurement scheme. The originality of our work consists on studying commercial VDMOS-FETs structures subjected to a high field stress. Trapping energies and capture cross sections have been determined for different stress periods. In the case of positive bias stress metallic atoms have been activated and displaced into the channel. Fe–B complex level, shallow traps and interface state have been detected in the case of negative bias stress.

#### References

- Jean-Pierre Colinge, Cynthia A. Colinge. Physics of Semiconductor devices, Kluwer Academic Publisher, 2002.
- [2] E. Placzek-Popko, J. Trzmiel, E. Zielony, S. Grzanka, R. Czernecki, T. Suski, Physica B 404 (2009) 4889–4891.
- [3] K. Dmowski, K. Bethge, Ch. Maurer. Rev. Sci. Instrum 62 (1991) 1955–1963.
- [4] D.V. Lang, J. Appl. Phys. 45 (1974) 3023–3032.
- [5] P.K. McLarty, D.E. Loannou, H.L. Hughes, Appl. Phys. Lett. 53 (1988) 871–873.
- [6] J. Lee, S. Cristoloveanu, IEEE Elect. Dev. Lett. EDL-7 537 (1986).
- [7] D. Bauza, G. Ghibaudo, J. Appl. Phys. 70 (1991) 3333–3337.
   [8] I. Thurzno, K. Kresakova, J. Jakubovic, J. Phys. D 15 (1982) 1751.
- [9] K. Dmowski, A. Jakubowski, Rev. Sci. Instrum. 60 (1989) 3845.
- [10] H. Haddara, M.T. Elewa, S. Cristoloveanu, Microelectr. J. 24 (1993) 647–657.
- [11] H. Haddara, S. Cristoloveanu, Solid State Electron. 29 (1986) 767–772.
   [12] K. Yamasaki, M. Yoshida, T. Sugano, Jap. J. Appl. Phys. 18 (1979) 113.
- [13] M. Gassoumi, J.M. Bluet, I. Dermoul, H. Maaref, G. Guillot, E. Morvan, C. Dua, C. Brylinski, Solid State Electron. 50 (2006) 214–219.
- [14] N. Abboud, R. Habchi, Master. Res. Soc. Symp. Proc (2010) 1195.
- [15] C. Nyamhere, P.N.K. Deenapanray, F.D. Auret, F.C. Farlow, Physica. B 376–377 (2006) 161–164.

- [16] S.J. Bae, S.J. Kim, W. Kuo, P.H. Kvan, IEEE T. Reliab. 56 (2007) 392-400.
- [17] U. Schwalke, M. Polzl, T. Sekinger, M. Kerber, Microelectron. reliab. 41 (2001) 1007–1010.
- [18] Y.M. Huang, Appl. Phys. Lett. 69 (1996) 2855-2857.
- [19] G.A. Adegboyega, L. Passari, M.A. Butturi, A. Poggi, E. Suzi, J. Phys III France 6 (1996) 1691–1696.
- [20] Takeo Abe. Defect in silicon III, Electronics division, Electrochemical Society, 1999.
- [21] Adolf Goetzberger, Joachim Knobloch and Bernard Voss. Cristalline Silicon Solar Cell, John Wiley and sons, 1998.
- [22] H. Feichtinger, J. Waltl, A. Gschwandtner, Solid State Commun 27 (1978) 867.
- [23] L.C. Kimerling, Defects in Semiconductors, Nayaran and Tan, eds., North-Holland Inc., pp. 85, 1981.

- [24] H. Hamadeh, R. Darwich, Mater. Sci. Eng. B 113 (2004) 166-169.
- [25] Adnan Ali, Terence Gouveas, M.-A. Hasan, Saleem, H. Zaidi, Muhammed Asghar, Solar Energ. Mater. Solar Cell 95 (2011) 2805–2810.
- [26] S.D. Brotherton, P. Bradley, A. Gill, J. Appl. Phys. 57 (1985) 1783.
- [27] D.K. Byoung-Deog choi, S. Schroder, S. Koveshnikov, H. Mahajan, Jpn. J. Appl. Phys. 40 (2001) L915.
- [28] L. Dobaczewski, P. Kaminski, R. Kozlowski, M. Surmai, Proceedings of the 18th International Conference on Defects in Semiconductor, Sendai, Japan, 1995.
- [29] L. Dobaczewski, M. Surma, Proceedings of the XXV international School on Physics of Semiconducting Compounds, Jaszowiec, 1996.
- [30] M.A. Exarchos, G.J. Papaioannou, J. Jomaah, F. Balestra, Microelectron. Reliab. 45 (2005) 1386–1389.