

## Low-Leakage Ultra-Scaled Junctions in MOS Devices ; from Fundamentals to Improved Device Performance

R. Duffy<sup>1\*</sup>, A. Heringa<sup>1</sup>, J. Loo<sup>2</sup>, E. Augendre<sup>2</sup>, S. Severi<sup>2</sup>, G. Curatola<sup>1</sup>

<sup>1</sup>Philips Research Leuven, Kapeldreef 75, 3001 Leuven, Belgium.

<sup>2</sup>IMEC, Kapeldreef 75, 3001 Leuven, Belgium

The aim of this work is to design ultra-scaled low-leakage junctions suitable for metal-oxide-semiconductor device scaling in bulk silicon. We begin with fundamental diode characterization analysis. Electrical behavior of fabricated diodes is then used to validate our device simulation modeling methodology, where established models are used to gain further insight and understanding in the junction leakage problem. Based on that effort, innovative junction scaling solutions are generated and realized in a silicon device experiment. Finally improved transistor performance is demonstrated.

### Introduction

Leakage currents in metal-oxide-semiconductor (MOS) devices are undesirable as they drain power supply resources in integrated circuits and systems. Junction leakage is growing due to increased ultrashallow junction steepness, increased channel and pocket concentrations, increased junction curvature, and reduced annealing thermal budget which promotes the presence of residual defects. Literature on reversed biased junction leakage in diodes has been available for many decades now, however there are a number of aspects of modern MOS device processing and design that necessitate an updated study of junction leakage. Specifically it is necessary to determine which physical mechanisms are most responsible, and what should be done to alleviate the problems.

Furthermore, previous studies of leakage are almost exclusively devoted to investigations in one-dimension (1D). If the device operation is primarily 1D, such as in a bipolar transistor for example, that is sufficient. This approach is not always reliable if you consider a two-dimensional (2D) problem, namely the junction in a MOS transistor, where the curvature of the junction significantly affects the electric field ( $E_{\text{FIELD}}$ ). As devices scale electric fields are increasing at a dramatic rate, and in the presence of high electric fields tunneling becomes the dominant current generation mechanism under reverse bias conditions.

Both doping profiles and damage/defects contribute significantly to junction leakage. In simple terms, in an ideal junction we have no defects and thus the junction leakage is determined by the doping profile. In a non-ideal junction where we have residual defects, junction leakage is a combination of the doping profile contribution and the damage contribution. End-of-range (EOR) damage, dopant precipitates, and dopant-defect precipitates are common sources of non-ideal currents in modern device technologies.

---

\* Contact Author: e-mail: [ray.duffy@philips.com](mailto:ray.duffy@philips.com), phone: + 32 16 281820





























