www.solar-rrl.com

How Thin Practical Silicon Heterojunction Solar Cells Could Be? Experimental Study under 1 Sun and under Indoor Illumination

Ugochi Chime,* Leon Wolf, Viktoriia Buga, Daniel Weigand, Alaaeldin Gad, Julian Köhler, Andreas Lambertz, Weiyuan Duan, Kaining Ding, Tsvetelina Merdzhanova, Uwe Rau, and Oleksandr Astakhov*

The transition toward thinner microcrystalline silicon wafers for their potential performance gain has been of interest in recent years. Theoretical predictions have estimated a maximum efficiency for silicon wafers to be at about 100-110 μm thickness. The potential and losses in silicon heterojunction solar cells prepared on wafers with thickness in the range of 60-170 µm with focus on open-circuit voltage (V_{OC}) and fill factor (FF) are studied experimentally. The applicability of thinner wafers for low light and indoor applications using light emitting diode (LED) lighting is also studied. The implied V_{OC} (iV_{OC}) is observed to increase with a decrease in wafer thickness according to theoretical predictions with absolute values approaching the theoretical limit. Unlike the iV_{OC} , the implied FF is observed to decrease with wafer thickness reduction opposite to the theoretical predictions which are related to the effect of surface recombination. A combination of gains and losses results in a broad range of high efficiency under 1 sun for wafer thicknesses ranging from 75 to 170 μm with maximum of 22.3% obtained at 75 µm. As for indoor performance, thinner wafers show slightly better efficiency at lower light intensity under sun and LED illumination, promising improved performance for even thinner devices.

U. Chime, L. Wolf, V. Buga, D. Weigand, A. Gad, J. Köhler, A. Lambertz, W. Duan, K. Ding, T. Merdzhanova, U. Rau, O. Astakhov IEK5-Photovoltaik
Forschungszentrum Jülich GmbH
52425 Jülich, Germany
E-mail: u.chime@fz-juelich.de; o.astakhov@fz-juelich.de

U. Chime, U. Rau Faculty of Electrical Engineering and Information Technology RWTH Aachen University 52074 Aachen, Germany

The ORCID identification number(s) for the author(s) of this article can be found under https://doi.org/10.1002/solr.202100594.

© 2021 The Authors. Solar RRL published by Wiley-VCH GmbH. This is an open access article under the terms of the Creative Commons Attribution-NonCommercial License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited and is not used for commercial purposes.

DOI: 10.1002/solr.202100594

1. Introduction

Solar cells based on crystalline silicon have been largely improved over the past decades and represent the dominating technology in the current photovoltaic industry. Drastic cost reduction along with performance improvements^[1] over the past decades has pushed the technology closer to its limitations^[2–4] and consequently, makes further technical and economic progress on the solar cell level very challenging yet highly desirable. One of viable routes for improvement is a reduction of the wafer thickness which is related to several advantages. First of all, reduction in material usage per solar cell area is highly relevant for global mass production. Utilization of thinner-cut,^[1,5] exfoliated, [6] or prepared-in-kerflessways^[7,8] wafers leads to the production of a larger active solar cell area per kg of Si and therefore the potential reduction

of cost and improvement of energy return on investment (EROI).^[1] At the same time, solar cells gain mechanical flexibility and suit better, for instance, the emerging building-integrated^[9] or vehicle-integrated^[10] applications. Solar cells based on thinner wafers require shorter diffusion lengths,^[11] which make them less sensitive to bulk defect recombination, and with ideal surface passivation, their performance is more likely to approach the intrinsic limits.^[12] This enhanced tolerance to bulk imperfections gives rise to the opportunity of producing higher efficiencies from low-cost materials such as the upgraded metallurgical-grade silicon.^[13]

From the solar cell physics point of view, wafer thickness (W) is one of the key parameters for determining the limit of a crystalline silicon solar cell efficiency. The recent detailed studies on solar cell efficiency limits indicate that the reduction of the solar cell thickness below the modern standard of 170–180 μ m can potentially increase the power conversion efficiency. Considering n-type wafers in the theoretical estimation of Richter et al., a maximum efficiency of 29.43% with an optimal thickness of $\approx 110 \, \mu$ m is reported. [2] In a later work, Veith-Wolf et al. [3] based on the calculations of Richter et al. [12] included

www.advancedsciencenews.com

www.solar-rrl.com

deeper analyses of light trapping and concluded that even thinner, $W = 78.7 \,\mu\text{m}$, wafers are expected to have maximum efficiency of 29.47% or n-doped c-Si. It has been demonstrated that reduction in wafer thickness is beneficial for the temperature coefficient of silicon heterojunction (SHJ) solar cells. Departing from the standard 1 sun illumination, once indoor applications are addressed, it is predicted that significant reduction of thickness is beneficial.

Reduction of wafer thickness, which is associated with optical loss, is compensated by increase in $V_{\rm OC}$ and fill factor (FF) due to the increase in excess carrier density. [2,3,11,16] As the thickness of the solar cell is reduced, the quasi-Fermi-level splitting of the electrons and holes increases, leading to the increase in V_{OC} . The increase in FF with decreasing thickness has two contributions. First is a straightforward rather geometrical dependence of FF on the $V_{\rm OC}$ estimated by Green^[17] and revised by Leilaeioun et al.[18] The second effect is related to the Auger recombination limit. The thin c-Si solar cells with proper surface passivation approach the Auger limit of the V_{OC}. This implies that in the vicinity of V_{OC} , the local ideality factor (n_{id}) of the current-voltage (I-V) curve will approach the value of 2/3, steepening the I-Vcurve, and therefore the limit of FF can surpass the usual FF of "ideal diode" with $n_{\rm id} = 1$. The Auger recombination-limited lifetime leads to extraordinary FF values in simulations of Richter et al.,^[2] Andreani et al.,^[11] and Kowalczewski et al.,^[16] which, depending on wafer thickness, exceeds the value expected from the ideal diode with ideality factor of 1 by 3-4 absolute percent. This potential has been demonstrated experimentally by Yoshikawa et al., where Suns-Voc data show pseudo-FF (pFF) of 85.6%, [19] which is greater than 85.4% predicted for an ideal diode at equivalent $V_{\rm OC}$ values. In other words, the thin solar cells with a high-quality passivation approach enter the Auger limit regime under 1 sun, which was usually just the case of concentrator devices. [20-22] Taking into account that SHJ solar cell technology provides a very high degree of surface passivation, this technology is of interest to explore how far the predicted efficiency gains with reduction in wafer thickness are attainable in practice.

In our work, we study the effect of wafer thickness on the performance of SHJ solar cells with a focus on the open-circuit voltage and FF. The potential and losses in experimental SHJ solar cells prepared on wafer with thickness in the range from 60 to 170 μm are investigated. To isolate or identify losses, the solar cells are investigated at different stages of preparation. In view of the promising predictions for thinner solar cells operating at 1 $sun^{[2,3,11,16]}$ and under low indoor irradiance, $^{[15]}$ the SHJ solar cells with different wafer thickness were studied under standard test conditions as well as under indoor LED illumination. Our results show a broad range of high efficiency under 1 sun for thicknesses ranging from 75 to 170 μm . Under reduced irradiance and especially under realistic indoor LED lighting, the thinner wafers show more promise for better performance.

2. Results and Discussion

2.1. Wafer Thickness Effect on Lifetime

The net sum of all losses due to recombination that takes place in a silicon wafer is described by the effective lifetime ($\tau_{\rm eff}$) of the

wafer. In the context of this work, isolation of the bulk and surface contributions to the effective lifetime is of interest. A common expression for the effective lifetime with bulk and surface lifetime components is^[23]

$$\frac{1}{\tau_{\text{eff}}} = \frac{1}{\tau_{\text{B}}} + \frac{2S}{W} \tag{1}$$

where $\tau_{\rm B}$ is the bulk lifetime, S is the surface recombination velocity, and W is the thickness of the wafer. The second part of the equation represents the inverse of the surface recombination lifetime. Although this conditional "spatial" separation of recombination channels does not describe types or mechanisms of recombination, it is typical that surface recombination is dominated by Shockley—Read—Hall (SRH) or trap-assisted mechanism^[24,25] due to the high density of trap states at the surfaces and interfaces. Recombination in the bulk of high-quality Si wafer is dominated by SRH or Auger mechanism depending on the injection level. Although the surface recombination on the front and back surfaces can be different due to the different actions of n- and p-type layers, here, we assume an identical value for the sake of simplicity.

Figure 1 shows a plot of the inverse effective lifetime, $1/\tau_{\rm eff}$, against the inverse wafer thickness of our prepared samples. It is evident that a decrease in wafer thickness leads to a decrease in the effective lifetime of the wafer. With a linear fit to the data shown in Figure 1, a bulk lifetime τ_B of \approx 7.2 ms and a surface recombination velocity of \approx 1.4 cm s⁻¹ were determined from the intercept on $1/\tau_{\rm eff}$ axis and the slope of the fitted red line. The increasing effect of surface recombination with reducing wafer thickness is clearly observed. Together with bulk lifetime which is factor 2-3 higher than the total effective lifetime, we can conclude that at the injection level of maximum power point the recombination in SHJ solar cells is dominated by surface SRH recombination. The influence of surface recombination is clearly visible at low injection levels in the dependencies of effective carrier lifetime on carrier density reconstructed from quasi-steady-state-photoconductance (QSSPC) measurements in Figure 2.




Figure 1. Inverse effective lifetime versus inverse wafer thickness. The bulk lifetime and the surface recombination velocity are determined from the intercept on $1/\tau_{\rm eff}$ axis and the slope of the fitted red line, respectively.

www.advancedsciencenews.com www.solar-rrl.co






Figure 2. Effective carrier lifetime τ_{eff} versus excess carrier density at different thicknesses (80–170 μm with resistivity of $\approx 1~\Omega cm$). The dashed lines represent the Auger lifetime limit from different models at $1~\Omega cm$. [3,4,32]

Here, the effective carrier lifetime reduces with decreased thickness for a broad range of excess carrier density, Δn , which is most pronounced at Δn below 5×10^{15} cm⁻³. At low injection levels, $au_{\rm eff}$ is limited by SRH recombination mostly at the surfaces. With reduction of wafer thickness, the surface recombination gains significance, thereby reducing $\tau_{\rm eff}$ as the volume of Si bulk is reduced and imperfect surfaces get closer to each other. At higher injection conditions and at Δn above 10¹⁶ cm⁻³, the effect of Auger recombination takes over and the influence of the wafer thickness becomes less significant. Auger recombination is governed by fundamental material properties and carrier density. We conducted simulations of the Auger-limited lifetime with PV lighthouse recombination calculator^[28] using the bandgap narrowing parametrization by Schenk, [29] dopant ionization model by Altermatt et al., [30] and radiative recombination model by Trupke et al.^[31] The results of simulations are shown in Figure 2 for models by Kerr-Cuevas, [4] Richter, [32] and Veith-Wolf. [3] As it can be expected, the experimental lifetime is well below the Auger limit at low carrier density, where SRH recombination dominates. The simulated values of the $\tau_{\rm eff}$ approach the experimental values at higher carrier density; however, there are still noticeable differences in values and slopes between the experimental data and simulation. The current device apparently requires a more detailed modeling to account for, for example, the carrier density distribution. In all four lifetime curves, the points of 1 sun-implied $V_{\rm OC}$ are deep in the "Auger regime"—the high-carrier-density region, where Auger recombination plays a dominating role. Here, it is expected that the theoretical predictions^[2,3,11,16] based on Auger recombination limit are most relevant for the experimental data. At the same time, we can see in Figure 2 that the implied FF (*i*FF) points of all thicknesses are deep in the carrier density range dominated by SRH recombination; therefore, the predictions made with Auger limit are less relevant for the FF. In other words, the implied V_{OC} in high-quality SHJ solar cell precursors is very close to the fundamental Auger limit, whereas the iFF is to a large extent limited by the quality of the wafer passivation. An alternative way to present the transition




Figure 3. Differential ideality factor, $n_{\rm id}$, as a function of voltage, V, for different wafer thicknesses W (80–170 μ m), as indicated in the graph.

between SRH and Auger recombination regimes is to calculate the differential ideality factor $n_{\rm id}$ using QSSPC data.

The differential ideality factor at different voltages was calculated from QSSPC measurements for the different wafer thicknesses and is shown in **Figure 3**. The I-V characteristics dominated by SRH recombination have ideality factor ranging from 1 for low-injection to 2 for high-injection regimes, whereas a significantly lower value of 2/3 is characteristic for Auger recombination.^[33] It is typical for real solar cell I-Vs to have a dependence of the ideality factor on the voltage (on carrier density); therefore, it is instructive to examine the dependence of ideality factor on the carrier density for different wafer thicknesses.

The results in Figure 3 show a clear transition from n>1 for low voltage (low carrier density) to $n_{\rm id}=1$ at 0.7–0.72 V with further reduction of n below 1 at higher voltage. For all implied $V_{\rm OC}$ points, an ideality factor of \approx 0.7–0.8 is recorded, which indicates the dominating role of Auger recombination. At the same time, at the *i*FF points, $n_{\rm id}$ is \approx 1.2–1.4, characteristic for SRH recombination regime. The plot in Figure 3 clearly shows one of the key outcomes of the study. The $iV_{\rm OC}$ of the high-quality SHJ solar cell precursors is indeed far enough in the Auger-limited regime to be governed by the fundamental mechanism presented in the theoretical works, $^{[2,3,11,16,32]}$ whereas the iFF in the solar cell precursor is far from being governed by the fundamental limit.

There is another notable feature of the data shown in Figure 2, 3. From the pure Auger limit perspective, only the carrier density determines carrier lifetime, which implies that approaching the Auger region, the lifetime curves should converge into the same dependence on the carrier density. Even though dependencies in Figure 2 approach each other at the highest carrier density, they do not converge into the same dependence, which has also been observed for the numerous measurements during the present study. This is even more apparent in the differential ideality factor in Figure 3, where wafer thickness leads to a shift of dependence. The curves do not tend to converge into the same dependence at high voltage. These observations indicate that there is an additional effect, which has to be further investigated, to approach practical limits

www.solar.rrl.com

Solar

of the SHJ solar cells even when Auger recombination dominates. It is likely that 0D predictions of Auger limit are not sufficient to describe the realistic SHJ device.

So far, the analysis was based on QSSPC lifetime measurements on the solar cell precursors. We explore the evolution of the solar cell parameters at major preparation steps up to the ready solar cell in the next sections

2.2. Open-Circuit Voltage

To obtain a high V_{OC} , it is important to first provide high excess charge carrier density, providing high quasi-Fermi-level splitting of the electrons and holes. Second, a high contact selectivity which is the ability of the contact to accept one type of charge carrier over the other is needed to extract these charge carriers at their corresponding terminals. The implied open-circuit voltage iV_{OC} gives the upper limit of the expected open-circuit voltage of the manufactured solar cell. The values of iV_{OC} calculated out of QSSPC effective lifetime data under 1 sun conditions are shown in Figure 4a, together with the theoretical predictions by Richter et al.^[2] Here, a series of wafers with thicknesses ranging between 60 and 170 μm and resistivities between 1 and 3 Ωcm were studied. The iV_{OC} points shown were obtained after the deposition of the amorphous intrinsic and doped layers but before the deposition of ITO. The implied $V_{\rm OC}$ trend follows the theoretical predictions and increases with reduction in wafer thickness. Not only the trend but also the absolute values of iV_{OC} are very close to the theoretical limit. A high $iV_{\rm OC}$ value of 766 mV was obtained for a 60 µm wafer with resistivity of $2.2 \,\Omega$ cm. This high value is very close to the $V_{\rm OC}$ limit modeled at 3 Ωcm by Richter et al. [2] After ITO depositions, very little losses in the iV_{OC} values were observed (not shown). However, a substantial voltage drop was observed for the actual $V_{\rm OC}$ values obtained after the solar cells were finalized with screen-printed contacts. This drop was especially significant at wafer thicknesses lower than 64 µm. Even though certain degradation of carrier lifetime after screen printing cannot be excluded, we believe that the difference between $iV_{\rm OC}$ and $V_{\rm OC}$ is related to imperfect operation of carrier-selective contacts. Among several mechanisms reported in the literature as listed by Dumbrell et al., [34] the most relevant for SHJ solar cell technology is related to contact shadowing.^[34–36] Light shadowing from the front contact leads to inhomogeneous generation of photocurrent, which results in internal currents from the open regions with high generation to the shadowed regions under metal contacts. The related voltage drop then is observed as the difference between iV_{OC} and externally measured V_{OC}. This shadowing effect is reported to be of particular significance in front-junction solar cells. [34–37] In the rear-junction solar cells studied in this work the significance of this effect needs additional confirmation. Finally, part of the difference between iV_{OC} and V_{OC} can be explained by imperfect selective function of doped layerscarrier selectivity of the contacts^[38–40]—especially in the highvoltage case of thinned wafers. We argue that the reduction of externally measured V_{OC} compared with the iV_{OC} , that is, the internal chemical potential of electron-hole pairs, naturally




Figure 4. a) Implied open circuit iV_{OC} and open-circuit voltage V_{OC} ; b) iFF, pFF, and FF; c) short-circuit current density J_{SC} ; and d) efficiency η plotted with respect to the wafer thickness W. The measured samples have resistivities ranging from 1 to 3 Ω cm. The solid black lines represent theoretical limits for Si wafers with 1 and 3 Ω cm resistivities according to parametrization by Richter et al.^[2]

www.advancedsciencenews.com www.solar-rrl.com

becomes more significant as the wafers get thinner and that therefore issues with carrier selectivity of the contacts must be settled to preserve the gain in quasi-Fermi-level splitting in thinner wafers. A similar voltage loss behavior was obtained by Sai et al. for wafer thicknesses less than $70\,\mu\text{m}.^{[41]}$

An alternative explanation is that at such low thicknesses, there is a higher possibility of wafer damage during the metallization process, which may also result in this drop on $V_{\rm OC}$. [42,43]

2.3. Fill Factor

In predictions by Richter et al., a slight increase in FF with reduced thickness is expected for the studied wafer thickness range. [2] However, as shown in the "lifetime" section earlier, the iFF is predominately governed by SRH recombination at the interfaces, and theoretical predictions^[2,3,16] are of little relevance here. Not surprisingly, results in Figure 4b show a trend opposite to the theoretical predictions—iFF decreases with the wafer thickness reduction. Unlike iV_{OC} , the implied FF is limited by the SRH recombination dominated by the surface defects and not Auger recombination. This result is consistent with the experimental results obtained by Richter et al.[44] To approach intrinsic limits especially for thinner wafers, significant improvements of passivation of wafer surfaces are needed. Similar to the iV_{OC} after ITO depositions, very little change in iFF values was observed for all wafers (not shown). After the finalization of solar cells, the pFF out of $I_{SC}-V_{OC}$ measurement and final FF from I-V measurements are estimated. The pFF represents the diode FF without the effect of series and shunt resistance. The drop from iFF to pFF is smaller in the case of the reference wafer thickness and increases as the wafer thickness is reduced. Similar to V_{OC} , this increased drop from *i*FF to *p*FF for thinner wafers could be as a result of increased effect of contact shadowing, [38–36] carrier selectivity of contacts, [38–40] and possibly defects caused during the metallization process. [42,43] The final FF values for all wafer thicknesses drop from the pFF due to the effect of series resistance.

2.4. Short-Circuit Current Density and Efficiency

There is a significant difference between the theoretical limit and the measured short-circuit current densities in Figure 4c. This is related to the rather optimistic Lambertian scattering usually implied in the models as well as reflection and shadowing caused by the front metal contact in real solar cells. Noticeable J_{SC} losses related to the functional layers of SHJ show up here as well. However, the measured short-circuit current density shows a trend comparable with the theoretical predictions. The decrease at lower thicknesses is a direct result of reduced absorption in the long light wavelength region due to reduced optical path length in the solar cells. This absorption loss is shown in Figure 5, which shows the external quantum efficiency (EQE) spectra of some of the solar cells of different thicknesses. There is a trade-off between this decrease in J_{SC} values and the increase in V_{OC} with reduced wafer thickness, which results in a broad maximum of efficiency. Richter et al. predicted a maximum efficiency at about 110 µm thickness with minimal loss between




Figure 5. Normalized spectral irradiance of solar simulator and LED in comparison with the normalized EQE of SHJ solar cells at different thicknesses.

60 and 170 µm. [2] Our results in Figure 4d show a similar range of efficiency values between 75 and 170 μm with the best cell efficiency of 22.3% ($V_{OC} = 745 \text{ mV}$, $J_{SC} = 37.43 \text{ mA cm}^{-1}$, and FF = 80%) obtained at 75 µm, although there is no direct link between the work of Richter and the present results due to the significant influence of SRH recombination on the FF of the experimental solar cells. Note that considering scatter in the data and flat trends, no optimum of the thickness can be identified. Instead, it can be seen that wafer thickness can be varied over a significant range without compromising efficiency. Harrison et al., also reported a broad range of high efficiency for solar cell thicknesses between 90 and 160 µm. [42] At lower thicknesses, the decrease in ISC and the possibility of higher defectivity dominate the increased $V_{\rm OC}$, which results in a decrease in efficiency. With improved surface passivation and higher carrier selectivity of the contacts, there is potential for even higher efficiency in thinner wafers. However, with our existing passivation technology, it is clear that it is possible to reduce by half the thickness of the standard wafers majorly used in the manufacturing of silicon solar cells with no loss and possibly gain in efficiency values.

2.5. Indoor Performance

Solar cells can be used as indoor light harvesters for low–power-intensive standalone devices such as the internet of things, wire-less sensors, etc. Light intensity in a well-lit classroom or office usually lies between 250 and 500 lux, which is by several orders less than the typical outdoor conditions. [45] Also, the spectrum of artificial lighting is more concentrated in the visible light region than the solar spectrum, which is spread out from the UV to the IR region. The different light properties result in significantly different requirements to solar cell absorber material. For Si, it means that much thinner wafers are required to absorb the available spectrum efficiently. In Figure 5, we show the effect of the thickness of silicon wafers on the EQE of the solar cell and also with respect to normalized LED and sun irradiance. There is a slight shift in the IR to lower wavelengths as the

www.advancedsciencenews.com www.solar-rrl.com

thickness of the solar cell is reduced. This leads to a reduction of the short-circuit current density under solar illumination, as shown in Figure 3c. There is also a slight difference in the shortwavelength region between the reference 170 µm cells and the thinner cells, which is likely related to the difference in surface texture between the reference and thinned wafers. Under LED illumination, there is no expected loss in current at high wavelengths because no photons are produced by the LED at the infrared region. In fact, from the EQE and I_{SC} point of view, much thinner wafers can be used without any optical loss under LEDs. Hence, as reduction in wafer thickness leads to an increase in voltage, it is possible to improve the solar cell efficiency under LEDs by producing ultrathin silicon solar cells with no incurred optical losses. Bahrami-Yekta et al. predicted an optimum thickness of 1.8 µm for LED light harvesting as opposed to 109 µm under solar illumination.[15]

The performance of one-solar-cell silicon heterojunction modules at different light intensities under the solar and LED spectra was studied. Studies have shown that irrespective of the light source, there is a linear relationship between illumination intensity and short-circuit current. [46] Therefore, for a more uniform comparison, we represent our light intensity in terms of short-circuit current density I_{SC} .

There is an expected general decrease in photovoltaic parameters as the intensity of light is reduced, as shown in Figure 6. At higher light intensity, very little difference in $V_{\rm OC}$ is observed between the different wafer thicknesses under sun and LED illumination. However, toward lower intensities, a slightly steeper drop in V_{OC} is noticed for thicker wafers. The FF values obtained at 1 sun in Figure 6c are low compared with values shown in Figure 4b, likely due to perimeter recombination losses, which increase for smaller-sized solar cells.^[47] Under sun illumination. an initial decrease in intensity leads to a slight increase in FF due to reduced effects of series resistance. A further decrease in intensity results in a sharp decrease in the FF values, which is likely due to shunt resistance effects for small-scale solar cells. Also, the reduced FF values at higher solar cell thickness at reduced intensity correlates with the measured shunt resistance values of the solar cells, which are lower for thicker solar cells. Similarly, under LED illumination, at indoor conditions, better




Figure 6. a,b) The open-circuit voltage V_{OC} ; c,d) FF; and e,f) efficiency η for one-solar-cell SHJ solar modules of different thicknesses in different illumination intensities under the simulated sun and LED light sources. The solid lines represent the fit for data points for each wafer thickness. The rectangular boxes indicate the regions for typical indoor lighting.

www.advancedsciencenews.com

www.solar-rrl.com

illumination. For higher efficiency under LED, a further decrease

FF values are observed for the 100 and $80\,\mu m$ solar cells. There is a slight increase in the overall efficiency values at lower solar cell thicknesses, especially in low-light conditions. This suggests that further decrease in solar cell thickness could lead to better performance for indoor applications.

3. Conclusion

In this article, we investigated experimentally the effect of Si wafer thickness on the performance of silicon heterojunction solar cells. The effect has been studied for 1 sun standard irradiance and indoor LED illumination. Experimental trends were compared with the recent theoretical predictions of the efficiency limit in Si solar cells determined by Auger recombination. Lifetime measurements revealed that despite high-quality passivation in SHJ solar cells, the carrier lifetime at carrier density below $5 \times 10^{15} \, \mathrm{cm}^{-3}$ is dominated by surface recombination which gains importance as the wafer gets thinner. A reduction in wafer thickness leads to reduction of the effective carrier lifetime. The points of 1 sun *i*FF for all studied solar cell precursors are dominated by surface passivation; thus, reduction of wafer thickness leads to gradual reduction of *i*FF as opposed to the Auger limit predictions.

At higher excess carrier density, all solar cell precursors show transition to the Auger-dominated regime, which is supported by the differential ideality factor approaching characteristic value of 2/3. The 1 sun iVoc for all studied solar cells belongs to the Auger-dominated region. Therefore, experimental iVoc closely reproduces theoretical trends and best values are very close to the theoretical Auger limit. Overall, solar cell precursors show that maximum power point of modern SHJ solar cells is still strongly affected by the surface recombination and this effect is stronger in thinner wafers, which is in good agreement with recent report of Sai et al. [41] Approaching fundamental limits of iFF will take even further passivation improvement. In contrast, iV_{OC} is to a large extent Auger limited in highly passivated SHJ solar cells and is very close to the theoretical limit.

As the solar cells are finalized, both FF and $V_{\rm OC}$ show noticeable loss, which increases with thickness reduction, even excluding effects of parasitic resistances. We attribute the loss to contact shadowing and imperfect selectivity of the contacts, which is critical in high-voltage SHJ solar cells on thin wafers. Short-circuit current predictably reduces with thickness reduction due to weaker absorption in the long-wavelength region. The short-circuit current density $J_{\rm SC}$ follows the theoretically predicted trend, while absolute values are significantly lower than the limit based on Lambertian scattering, which leaves significant space for optimization.

Even though some challenging improvements have to be made to attain fundamental limits, the solar cells of various thicknesses show high efficiency. A broad range of high efficiency was observed for thicknesses ranging from 75 to 170 μ m with a maximum of 22.3% obtained at 75 μ m. This result shows the opportunity to reduce wafer thickness down to \approx 75 μ m without noticeable reduction in efficiency. A further reduction of the wafer thickness would take additional improvement in passivation quality, contact selectivity, and eventually light trapping.

For indoor performance, thinner wafers show slightly better efficiency at lower light intensity under sun and LED

4. Experimental Section

in wafer thickness is clearly recommended.

Monocrystalline czochralski-grown M2 (156.75 × 156.75 mm²) n-type (100) silicon wafers of 170 µm standard thickness and resistivities ranging from 1 to 3 Ω cm were thinned and textured using a wet-bench chemical process, which involved first dipping the wafers in a mixture of HCl, O₃, and H₂O in appropriate proportions and then thinning the wafers down using deionized H₂O and dilute KOH, also known as the saw damage removal (SDR) process. To obtain wafers of different thicknesses, the SDR time was varied. The etching rate during thinning was evaluated from the weight loss of the wafers. At the development stage of the wafer thinning experiment, three methods were used to measure the wafer thickness: calculation out of the wafer weight, cross-section scanning electron microscopy (SEM), and mechanical thickness measurement at the LOANA solar simulator. The homogeneity of wafer etching was verified with cross-section SEM. The thinning process appeared to be highly homogeneous with variation of thickness of $\pm 2\,\mu m$ for the thinnest wafers. After calibration, the thickness of the wafer was routinely estimated with calculation out of the wafer weight. For textured wafers, this method resulted in the thickness values averaged over the texture. After thinning, the wafers were textured via anisotropic etching using KOH and an organic additive (monoTEX-F). Then, the wafers were cleaned in a mixture of HF, HCl, O₃, and H₂O and then rinsed and left to dry for 3 min at 50 °C. Using the plasma-enhanced chemical vapor deposition (PECVD) technique, a stack of intrinsic (i) and n-type-hydrogenated amorphous silicon (a-Si:H) was deposited on the front side, whereas an i/p-type a-Si:H stack was deposited on the rear side. The indium tin oxide (ITO) layers were deposited using the magnetron sputtering process and then silver grid contacts were screen printed on both sides of the wafers. Approximately one-third of the studied cells were finalized with full metal back contacts. Finally, the samples were annealed at 200 °C for 35 min for better conductivity and adhesion of the silver contacts and better passivation. More detailed descriptions of the deposition process are reported in other studies. [48,49] Two sizes of solar cells were used in the study. For the first part of the study related to 1 sun performance, the wafers were laser cut into four equal pieces of \approx 78 \times 78 mm². Four cells with aperture area of 19 \times 19 mm² were formed by screen printing on each of the $78 \times 78 \,\mathrm{mm}^2$ quarters. For the measurements under LED light, the measurement setup required devices with external contacts. In this case, the cells with aperture area of $17 \times 21 \text{ mm}^2$ were laser cut out of the wafer and equipped with copper ribbon contacts soldered to the front and back busbars of the cell.

The effective lifetime measurements were done using the QSSPC technique. The EQE spectra were measured using a Grating Monochromator Quantum Efficiency (GM.QE) setup. A double-source AM1.5 Class A solar simulator was used at standard test conditions. A white LED light bulb was also used for simulating indoor performance of the solar cells. Measurements at different illumination intensities were done using neutral density filters.

Acknowledgements

This work was supported by the Bundesministerium für Wirtschaft und Energie "PATOS" project FKZ 0324074E and the Helmholtz Energy Materials Foundry (HEMF) infrastructure funded by the Helmholtz Association. The authors thank Longi for wafer supply. U.C. is thankful to the German Academic Exchange Service (DAAD) for scholarship. The authors thank Alain Doumit, Volker Lauterbach, Andreas Mück, Hildegard Siekmann, Henrike Gattermann, Wilfried Reetz, and Christoph Zahren for support in sample preparation and technical assistance. The authors also thank Armin Richter of Fraunhofer ISE for providing original data published in the study by Richter et al.

Open access funding enabled and organized by Projekt DEAL.

www.advancedsciencenews.com

www.solar-rrl.com

Conflict of Interest

The authors declare no conflict of interest.

Data Availability Statement

The data that support the findings of this study are available on request from the corresponding authors. The data are not publicly available due to privacy or ethical restrictions.

Keywords

effective carrier lifetimes, indoor performances, silicon heterojunction solar cells, silicon surface passivation, silicon wafer thicknesses

Received: July 29, 2021 Revised: September 1, 2021 Published online: September 12, 2021

- Fraunhofer Institute for Solar Energy Systems, https://www.ise. fraunhofer.de/content/dam/ise/de/documents/publications/studies/ Photovoltaics-Report.pdf (accessed: May 2021)
- [2] A. Richter, M. Hermle, S. W. Glunz, IEEE J. Photovoltaics 2013, 3, 1184.
- [3] B. A. Veith-Wolf, S. Schäfer, R. Brendel, J. Schmidt, Sol. Energy Mater. Sol. Cells 2018, 186, 194.
- [4] M. J. Kerr, A. Cuevas, J. Appl. Phys. 2002, 91, 2473.
- [5] L. Carton, R. Riva, D. Nelias, M. Fourmeau, F. Coustier, A. Chabli, Sol. Energy Mater. Sol. Cell 2019, 201, 110068.
- [6] R. Rao, L. Mathew, D. Sarkar, S. Smith, S. Saha, R. Garcia, R. Stout, A. Gurmu, M. Ainom, E. Onyegam, 2012 38th IEEE Photovoltaic Specialists Conf., IEEE, Austin, TX, USA 2012.
- [7] J. H. Petermann, D. Zielke, J. Schmidt, F. Haase, E. G. Rojas, R. Brendel, Prog. Photovoltaics Res. Appl. 2012, 20, 1.
- [8] C. W. Chen, R. Hao, V. D. Upadhyaya, T. Ravi, A. Rohatgi, Prog. Photovoltaics Res. Appl. 2016, 24, 1133.
- [9] A. K. Shukla, K. Sudhakar, P. Baredar, Energy Build. 2017, 140, 188.
- [10] Y. Ohshita, K. Onishi, R. Yokogawa, T. Nishihara, T. Kamioka, K. Nakamura, T. Kawatsu, T. Nagai, N. Yamada, Y. Miyashita, presented at 2019 IEEE 46th Photovoltaic Specialists Conf. (PVSC), IEEE, Chicago, IL, USA 2019.
- [11] L. C. Andreani, A. Bozzola, P. Kowalczewski, M. Liscidini, L. Redorici, Adv. Phys.: X 2019, 4, 1548305.
- [12] R. Brendel, H. Queisser, Sol. Energy Mater. Sol. Cells 1993, 29, 397.
- [13] A. Augusto, E. Looney, C. Del Canizo, S. G. Bowden, T. Buonassisi, Energy Procedia 2017, 124, 706.
- [14] H. Sai, Y. Sato, T. Oku, T. Matsui, Prog. Photovoltaics: Res. Appl. 2021, 29, 1093.
- [15] V. Bahrami-Yekta, T. Tiedje, Opt. Express 2018, 26, 28238.
- [16] P. Kowalczewski, L. C. Andreani, Sol. Energy Mater. Sol. Cells 2015, 143, 260.
- [17] M. A. Green, Solid-State Electron. 1981, 24, 788.
- [18] M. Leilaeioun, Z. C. Holman, J. Appl. Phys. 2016, 120, 123111.
- [19] K. Yoshikawa, H. Kawasaki, W. Yoshida, T. Irie, K. Konishi, K. Nakano, T. Uto, D. Adachi, M. Kanematsu, H. Uzu, *Nat. Energy* 2017, 2, 1.

- [20] P. Campbell, M. A. Green, IEEE Trans. Electron Devices 1986, 33, 234.
- [21] R. A. Sinton, R. M. Swanson, IEEE Trans. Electron Devices 1987, 34, 1380.
- [22] S. K. Pang, A. W. Smith, A. Rohatgi, IEEE Trans. Electron Devices 1995, 42, 662.
- [23] A. Sproul, J. Appl. Phys. 1994, 76, 2851.
- [24] W. Shockley, W. T. Read, Phys. Rev. 1952, 87, 835.
- [25] R. N. Hall, Phys. Rev. 1952, 87, 387.
- [26] R. Stangl, M. Kriegel, M. Schmidt, presented at 2006 IEEE 4th World Conf. on Photovoltaic Energy Conf., IEEE, Waikoloa, HI, USA 2006.
- [27] R. Müller, P. Kanschat, S. Von Aichberger, K. Lips, W. Fuhs, J. Non-Cryst. Solids 2000, 266, 1124.
- [28] PV Lighthouse Recombination Calculator, https://www2.pvlighthouse.com.au/calculators/recombination%20calculator/recombination%20calculator.aspx (accessed: March 2021).
- [29] A. Schenk, J. Appl. Phys. 1998, 84, 3684.
- [30] P. Altermatt, A. Schenk, G. Heiser, J. Appl. Phys. 2006, 100, 113715.
- [31] T. Trupke, M. A. Green, P. Würfel, P. Altermatt, A. Wang, J. Zhao, R. Corkish, J. Appl. Phys. 2003, 94, 4930.
- [32] A. Richter, S. W. Glunz, F. Werner, J. Schmidt, A. Cuevas, Phys. Rev. B 2012, 86, 165202.
- [33] Z. Hameiri, K. McIntosh, G. Xu, Sol. Energy Mater. Sol. Cells 2013, 117, 251.
- [34] R. Dumbrell, M. K. Juhl, T. Trupke, Z. Hameiri, IEEE J. Photovoltaics 2017, 7, 1376.
- [35] A. Cuevas, S. López-Romero, Sol. Cells 1984, 11, 163.
- [36] J. Greulich, M. Glatthaar, A. Krieg, G. Emanuel, S. Rein, Network 2009, 6, 10.
- [37] E. T. Roe, K. E. Egelhofer, M. C. Lonergan, ACS Appl. Energy Mater. 2018, 1, 1037.
- [38] R. Brendel, R. Peibst, IEEE J. Photovoltaics 2016, 6, 1413.
- [39] U. Rau, T. Kirchartz, Adv. Mater. Interfaces 2019, 6, 1900252.
- [40] A. Onno, C. Chen, Z. C. Holman, presented at 2019 IEEE 46th Photovoltaic Specialists Conf. (PVSC), IEEE, Chicago, IL, USA 2019.
- [41] H. Sai, T. Oku, Y. Sato, M. Tanabe, T. Matsui, K. Matsubara, Prog. Photovoltaics: Res. Appl. 2019, 27, 1061.
- [42] S. Harrison, O. Nos, A. Danel, D. Muñoz, J. Rakotoniaina, J. Gaume, C. Roux, P. Ribeyron, presented at Proc. of the 32nd European Photovoltaic Solar Energy Conf. and Exhibition (EU-PVSEC), EU PVSEC Proceedings, München, Germany, 2016.
- [43] A. Danel, S. Harrison, F. Gérenton, A. Moustafa, R. Varache, J. Veirman, C. Roux, presented at *Proc. of the 35th European Photovoltaic Solar Energy Conf. and Exhibition*, EU PVSEC Proceedings, Brussels, Belgium, 2018.
- [44] A. Richter, J. Benick, F. Feldmann, A. Fell, M. Hermle, S. W. Glunz, Sol. Energy Mater. Sol. Cells 2017, 173, 96.
- [45] O. Astakhov, T. Merdzhanova, L.-C. Kin, U. Rau, Sol. Energy 2020, 206, 732.
- [46] S. Agbo, T. Merdzhanova, U. Rau, O. Astakhov, Sol. Energy Mater. Sol. Cells 2017, 159, 427.
- [47] D. Kiermasch, L. Gil-Escrig, H. J. Bolink, K. Tvingstedt, *Joule* 2019,
- [48] Z. Wu, W. Duan, A. Lambertz, D. Qiu, M. Pomaska, Z. Yao, U. Rau, L. Zhang, Z. Liu, K. Ding, Appl. Surf. Sci. 2021, 542, 148749.
- [49] W. Duan, K. Bittkau, A. Lambertz, K. Qiu, Z. Yao, P. Steuter, D. Qiu, U. Rau, K. Ding, Sol. RRL 2021, 5, 2000576.