# Lab 5

```
Lab 5
  5级流水线的搭建与集成
     Pipeline CPU
     5级子模块
        IF
        ID
        EX
        MEM
        WB
     流水线CPU集成
     SOC仿真
     顶层模块CSSTE
     下板验证
  采用Stall机制处理流水线冒险
     stall冒险检测
     ID重设计
     流水线寄存器重设计
     Pipeline_CPU_Stall重设计
```

Stall仿真 Stall下板验证

# 5级流水线的搭建与集成

5级流水线的搭建难度不大,主要依照原理图进行连线即可

流水线寄存器代码没有列出,因为它们都是寄存器堆,实现原理一致且简单,因此没有给出

在顶层模块与五级流水线的子模块连线的时候有一些问题,PPT中给出的端口名有细微错误,比如有一个端口名字 Jump 打成了 Junp ,而且给出的IP里面也是使用的 Junp ,导致一度出现错误,其它也有几处类似的地方,因此需要进行修改

如果想要跳过代码查看,请点击这里

# Pipeline\_CPU

流水线CPU的模块

```
1
    `timescale 1ns / 1ps
2
 3
    module Pipeline_CPU(
 4
        input [31:0] Data_in,
 5
        input rst,
 6
        input clk,
        input [31:0] inst_IF,
 8
        output [31:0] PC_out_EX,
9
        output [31:0] PC_out_ID,
10
        output [31:0] inst_ID,
11
        output [31:0] PC_out_IF,
```

```
12
        output [31:0] Addr_out,
13
        output [31:0] Data_out,
14
        output [31:0] Data_out_WB,
15
        output MemRW_Mem,
16
        output MemRW_EX
17
        );
18
19
        /* Module wire definitions */
20
        // Instruction_Fetch.
21
        // wire [31:0] PC_out_IF;
22
        // IF_reg_ID.
23
        wire [31:0] PC_out_IFID;
24
        wire [31:0] inst_out_IFID;
25
        // Instruction_Decoder.
26
        wire [4:0] Rd_addr_out_ID;
27
        wire [31:0] Rs1_out_ID;
28
        wire [31:0] Rs2_out_ID;
29
        wire [31:0] Imm_out_ID;
30
        wire ALUSrc_B_ID;
31
        wire [2:0] ALU_control_ID;
32
        wire Branch_ID;
33
        wire BranchN_ID;
34
        wire MemRW_ID;
35
        wire Jump_ID;
36
        wire [1:0] MemtoReg_ID;
37
        wire RegWrite_out_ID;
38
        // ID_reg_Ex.
39
        wire [31:0] PC_out_IDEX;
40
        wire [4:0] Rd_addr_out_IDEX;
41
        wire [31:0] Rs1_out_IDEX;
        wire [31:0] Rs2_out_IDEX;
42
43
        wire [31:0] Imm_out_IDEX;
44
        wire ALUSrc_B_out_IDEX;
45
        wire [2:0] ALU_control_out_IDEX;
46
        wire Branch_out_IDEX;
47
        wire BranchN_out_IDEX;
48
        wire MemRW_out_IDEX;
49
        wire Jump_out_IDEX;
50
        wire [1:0] MemtoReg_out_IDEX;
51
        wire RegWrite_out_IDEX;
52
        // Execute.
53
        // wire [31:0] PC_out_EX;
54
        wire [31:0] PC4_out_EX;
55
        wire zero_out_EX;
56
        wire [31:0] ALU_out_EX;
57
        wire [31:0] Rs2_out_EX;
58
        // Ex_reg_Mem.
59
        wire [31:0] PC_out_EXMem;
60
        wire [31:0] PC4_out_EXMem;
        wire [4:0] Rd_addr_out_EXMem;
61
62
        wire zero_out_EXMem;
63
        wire [31:0] ALU_out_EXMem;
64
        wire [31:0] Rs2_out_EXMem;
65
        wire Branch_out_EXMem;
66
        wire BranchN_out_EXMem;
```

```
wire MemRW_out_EXMem;
 67
 68
         wire Jump_out_EXMem;
         wire [1:0] MemtoReg_out_EXMem;
 69
 70
         wire RegWrite_out_EXMem;
 71
         // Memory_Access.
 72
         wire PCSrc;
 73
         // Mem_reg_WB.
 74
         wire [31:0] PC4_out_MemWB;
 75
         wire [4:0] Rd_addr_out_MemWB;
 76
         wire [31:0] ALU_out_MemWB;
 77
         wire [31:0] DMem_data_out_MemWB;
 78
         wire [1:0] MemtoReg_out_MemWB;
 79
         wire RegWrite_out_MemWB;
 80
         // Write_Back.
 81
         // wire [31:0] Data_out_WB;
 82
         Pipeline_IF Instruction_Fetch (
 83
 84
              // Input.
 85
              .clk_IF(clk),
 86
              .rst_IF(rst),
 87
              .en_IF(1'b1),
 88
              .PC_in_IF(PC_out_EXMem),
 89
              .PCSrc(PCSrc),
 90
              // Output.
 91
              .PC_out_IF(PC_out_IF)
 92
         );
 93
 94
         IF_reg_ID IF_reg_ID (
 95
              // Input.
 96
              .clk_IFID(clk),
 97
              .rst_IFID(rst),
              .en_{IFID(1'b1)},
 98
 99
              .PC_in_IFID(PC_out_IF),
              .inst_in_IFID(inst_IF),
100
101
              // Output.
102
              .PC_out_IFID(PC_out_IFID),
103
              .inst_out_IFID(inst_out_IFID)
104
         );
105
106
         Pipeline_ID Instruction_Decoder (
              // Input.
107
108
              .clk_ID(clk),
109
              .rst_ID(rst),
110
              .RegWrite_in_ID(RegWrite_out_MemWB),
111
              .Rd_addr_ID(Rd_addr_out_MemWB),
112
              .Wt_data_ID(Data_out_WB),
113
              .Inst_in_ID(inst_out_IFID),
114
              // Output.
115
              .Rd_addr_out_ID(Rd_addr_out_ID),
116
              .Rs1_out_ID(Rs1_out_ID),
117
              .Rs2_out_ID(Rs2_out_ID),
118
              .Imm_out_ID(Imm_out_ID),
119
              .ALUSrc_B_ID(ALUSrc_B_ID),
120
              .ALU_control_ID(ALU_control_ID),
121
              .Branch_ID(Branch_ID),
```

```
122
              .BranchN_ID(BranchN_ID),
123
              .MemRW_ID(MemRW_ID),
124
              .Jump_ID(Jump_ID),
125
              .MemtoReg_ID(MemtoReg_ID),
126
              .RegWrite_out_ID(RegWrite_out_ID)
127
         );
128
129
         ID_reg_Ex ID_reg_Ex (
130
              // Input.
131
              .clk_IDEX(clk),
132
              .rst_IDEX(rst),
133
              .en_IDEX(1'b1),
134
              .PC_in_IDEX(PC_out_IFID),
              .Rd_addr_IDEX(Rd_addr_out_ID),
135
136
              .Rs1_in_IDEX(Rs1_out_ID), // IDEX!!!!!
137
              .Rs2_in_IDEX(Rs2_out_ID),
138
              .Imm_in_IDEX(Imm_out_ID),
              .ALUSrc_B_in_IDEX(ALUSrc_B_ID),
139
140
              .ALU_control_in_IDEX(ALU_control_ID),
141
              .Branch_in_IDEX(Branch_ID),
142
              .BranchN_in_IDEX(BranchN_ID),
143
              .MemRW_in_IDEX(MemRW_ID),
144
              .Jump_in_IDEX(Jump_ID),
145
              .MemtoReg_in_IDEX(MemtoReg_ID),
              .RegWrite_in_IDEX(RegWrite_out_ID),
146
147
              // Output.
148
              .PC_out_IDEX(PC_out_IDEX),
149
              .Rd_addr_out_IDEX(Rd_addr_out_IDEX),
              .Rs1_out_IDEX(Rs1_out_IDEX),
150
151
              . {\tt Rs2\_out\_IDEX}({\tt Rs2\_out\_IDEX}) \,,
152
              .Imm_out_IDEX(Imm_out_IDEX),
153
              .ALUSrc_B_out_IDEX(ALUSrc_B_out_IDEX),
154
              .ALU_control_out_IDEX(ALU_control_out_IDEX),
155
              .Branch_out_IDEX(Branch_out_IDEX),
156
              .BranchN_out_IDEX(BranchN_out_IDEX),
157
              .MemRW_out_IDEX(MemRW_out_IDEX),
              .Jump_out_IDEX(Jump_out_IDEX),
158
159
              .MemtoReg_out_IDEX(MemtoReg_out_IDEX),
160
              .RegWrite_out_IDEX(RegWrite_out_IDEX)
         );
161
162
         Pipeline_Ex Execute (
163
164
              // Input.
165
              .PC_in_EX(PC_out_IDEX),
166
              .Rs1_in_EX(Rs1_out_IDEX),
167
              .Rs2_in_EX(Rs2_out_IDEX),
168
              .Imm_in_EX(Imm_out_IDEX),
169
              .ALUSrc_B_in_EX(ALUSrc_B_out_IDEX),
170
              .ALU_control_in_EX(ALU_control_out_IDEX),
171
              // Output.
172
              .PC_out_EX(PC_out_EX),
173
              .PC4_out_EX(PC4_out_EX),
174
              .zero_out_EX(zero_out_EX),
175
              .ALU_out_EX(ALU_out_EX),
176
              .Rs2_out_EX(Rs2_out_EX)
```

```
177
         );
178
179
         Ex_reg_Mem Ex_reg_Mem (
              // Input.
180
181
              .clk_EXMem(clk),
182
              .rst_EXMem(rst),
183
              .en_{EXMem(1'b1)},
184
              .PC_in_EXMem(PC_out_EX),
185
              .PC4_in_EXMem(PC4_out_EX),
186
              .Rd_addr_EXMem(Rd_addr_out_IDEX),
187
              .zero_in_EXMem(zero_out_EX),
188
              .ALU_in_EXMem(ALU_out_EX),
189
              .Rs2_in_EXMem(Rs2_out_EX),
190
              .Branch_in_EXMem(Branch_out_IDEX),
191
              .BranchN_in_EXMem(BranchN_out_IDEX),
192
              .MemRW_in_EXMem(MemRW_out_IDEX),
193
              .Jump_in_EXMem(Jump_out_IDEX), // Jump!!!!!
194
              .MemtoReg_in_EXMem(MemtoReg_out_IDEX) ,
              .RegWrite_in_EXMem(RegWrite_out_IDEX),
195
196
              // Output.
197
              .PC_out_EXMem(PC_out_EXMem),
198
              .PC4_out_EXMem(PC4_out_EXMem),
199
              .Rd_addr_out_EXMem(Rd_addr_out_EXMem),
200
              .zero_out_EXMem(zero_out_EXMem),
201
              .ALU_out_EXMem(ALU_out_EXMem),
202
              . {\tt Rs2\_out\_EXMem} ({\tt Rs2\_out\_EXMem}) \,,
203
              .Branch_out_EXMem(Branch_out_EXMem),
204
              .BranchN_out_EXMem(BranchN_out_EXMem),
205
              .MemRW_out_EXMem(MemRW_out_EXMem),
206
              .Jump_out_EXMem(Jump_out_EXMem),
              .MemtoReg_out_EXMem(MemtoReg_out_EXMem),
207
208
              .RegWrite_out_EXMem(RegWrite_out_EXMem)
209
         );
210
211
         Pipeline_Mem Memory_Access (
212
              // Input.
213
              .zero_in_Mem(zero_out_EXMem),
214
              .Branch_in_Mem(Branch_out_EXMem),
215
              .BranchN_in_Mem(BranchN_out_EXMem),
216
              .Jump_in_Mem(Jump_out_EXMem),
217
              // Output.
218
              .PCSrc(PCSrc)
219
         );
220
221
         Mem_reg_WB Mem_reg_WB (
222
              // Input.
223
              .clk_MemWB(clk),
224
              .rst_MemWB(rst),
225
              .en_{MemWB}(1'b1),
226
              .PC4_in_MemWB(PC4_out_EXMem),
              .Rd_addr_MemWB(Rd_addr_out_EXMem),
227
228
              .ALU_in_MemWB(ALU_out_EXMem),
229
              .DMem_data_MemWB(Data_in),
230
              .MemtoReg_in_MemWB(MemtoReg_out_EXMem),
              .RegWrite_in_MemWB(RegWrite_out_EXMem),
231
```

```
232
              // Output.
233
              .PC4_out_MemWB(PC4_out_MemWB),
234
              .Rd_addr_out_MemWB(Rd_addr_out_MemWB),
235
              .ALU_out_MemWB(ALU_out_MemWB),
236
              .DMem_data_out_MemWB(DMem_data_out_MemWB),
237
              .MemtoReg_out_MemWB(MemtoReg_out_MemWB),
238
              .RegWrite_out_MemWB(RegWrite_out_MemWB)
239
          );
240
241
          Pipeline_WB Write_Back (
242
              // Input.
243
              .PC4_in_WB(PC4_out_MemWB),
244
              .ALU_in_WB(ALU_out_MemWB),
245
              .DMem_data_WB(DMem_data_out_MemWB),
              . {\tt MemtoReg\_in\_WB} ({\tt MemtoReg\_out\_MemWB}) \,,
246
247
              // Output.
248
              .Data_out_WB(Data_out_WB)
249
          );
250
251
          // Output.
252
          assign PC_out_ID = PC_out_IFID;
253
          assign inst_ID = inst_out_IFID;
254
          assign Addr_out = ALU_out_EXMem;
255
          assign Data_out = Rs2_out_EXMem;
256
          assign MemRW_Mem = MemRW_out_EXMem;
257
          assign MemRW_EX = MemRW_out_IDEX;
258
259
     endmodule
```

## 5级子模块

IF

```
`timescale 1ns / 1ps
 2
 3
    module Pipeline_IF(
4
        input clk_IF,
 5
         input rst_IF,
 6
        input en_IF,
 7
        input [31:0] PC_in_IF,
8
        input PCSrc,
9
        output [31:0] PC_out_IF
10
        );
11
12
        REG32 PC (
13
             .clk(clk_IF),
14
            .rst(rst_IF),
15
            .CE(en_IF),
16
            .D(PCSrc? PC_in_IF: 32'b100 + PC_out_IF),
17
            .Q(PC_out_IF)
18
        );
19
20
    endmodule
```

ID

```
`timescale 1ns / 1ps
 3
    module Pipeline_ID(
 4
        input clk_ID,
 5
        input rst_ID,
 6
        input [4:0] Rd_addr_ID,
 7
        input [31:0] Wt_data_ID,
 8
        input RegWrite_in_ID,
9
        input [31:0] Inst_in_ID,
10
        output [31:0] Rs1_out_ID,
11
        output [31:0] Rs2_out_ID,
12
        output [31:0] Imm_out_ID,
13
        output ALUSrc_B_ID,
14
        output [1:0] MemtoReq_ID,
15
        output Jump_ID,
16
        output Branch_ID,
17
        output BranchN_ID,
18
        output RegWrite_out_ID,
19
        output MemRW_ID,
20
        output [2:0] ALU_control_ID,
21
        output [4:0] Rd_addr_out_ID
22
        );
23
24
        wire [1:0] ImmSel;
25
26
        Regs Regs (
27
             .clk(clk_ID),
28
             .rst(rst_ID),
29
             .Rs1_addr(Inst_in_ID[19:15]),
30
             .Rs2_addr(Inst_in_ID[24:20]),
31
             .Wt_addr(Rd_addr_ID),
32
             .Wt_data(Wt_data_ID),
33
             .RegWrite(RegWrite_in_ID),
34
             .Rs1_data(Rs1_out_ID),
35
             .Rs2_data(Rs2_out_ID)
36
        );
37
38
        ImmGen ImmGen (
39
             .ImmSel(ImmSel),
40
             .inst_field(Inst_in_ID),
41
             .Imm_out(Imm_out_ID)
42
        );
43
44
        SCPU_ctrl SCPU_ctrl (
45
             .OPcode(Inst_in_ID[6:2]),
46
             .Fun3(Inst_in_ID[14:12]),
47
             .Fun7(Inst_in_ID[30]),
48
             .MIO_ready(1'b0),
49
             .ImmSel(ImmSel),
50
             .ALUSrc_B(ALUSrc_B_ID),
51
             .MemtoReg(MemtoReg_ID),
52
             .Jump(Jump_ID),
             .Branch(Branch_ID),
```

```
54
             .BranchN(BranchN_ID),
55
             .RegWrite(RegWrite_out_ID),
56
             .MemRW(MemRW_ID),
57
             .ALU_Control(ALU_control_ID),
             .CPU_MIO()
58
59
        );
60
61
        assign Rd_addr_out_ID = Inst_in_ID[11:7];
62
63
    endmodule
```

#### EX

```
`timescale 1ns / 1ps
 2
 3
    module Pipeline_Ex(
        input [31:0] PC_in_EX,
 4
 5
        input [31:0] Imm_in_EX,
 6
        input [31:0] Rs1_in_EX,
 7
        input [2:0] ALU_control_in_EX,
 8
        input [31:0] Rs2_in_EX,
 9
        input ALUSrc_B_in_EX,
        output [31:0] PC4_out_EX,
10
11
        output [31:0] PC_out_EX,
12
        output [31:0] ALU_out_EX,
13
        output zero_out_EX,
        output [31:0] Rs2_out_EX
14
15
        );
16
17
        ALU ALU (
18
             .A(Rs1_in_EX),
19
             .ALU_operation(ALU_control_in_EX),
20
             .B(ALUSrc_B_in_EX? Imm_in_EX: Rs2_in_EX),
21
             .res(ALU_out_EX),
22
             .zero(zero_out_EX)
23
        );
24
25
        assign PC4_out_EX = 32'b100 + PC_in_EX;
26
        assign PC_out_EX = PC_in_EX + Imm_in_EX;
27
        assign Rs2_out_EX = Rs2_in_EX;
28
29
    endmodule
```

## **MEM**


```
`timescale 1ns / 1ps
 2
 3
    module Pipeline_Mem(
4
        input Branch_in_Mem,
 5
        input zero_in_Mem,
 6
        input BranchN_in_Mem,
7
        input Jump_in_Mem,
8
        output PCSrc
9
        );
10
        assign PCSrc = (Branch_in_Mem & zero_in_Mem) | (BranchN_in_Mem &
11
    ~zero_in_Mem) | Jump_in_Mem;
12
13
    endmodule
```

## WB

```
1
    `timescale 1ns / 1ps
2
3
    module Pipeline_WB(
4
        input [1:0] MemtoReg_in_WB,
5
        input [31:0] ALU_in_WB,
6
        input [31:0] DMem_data_WB,
7
        input [31:0] PC4_in_WB,
8
        output [31:0] Data_out_WB
9
        );
10
11
        assign Data_out_WB = (MemtoReg_in_WB[1]? PC4_in_WB: (MemtoReg_in_WB[0]?
    DMem_data_WB: ALU_in_WB));
12
    endmodule
```


# 流水线CPU集成

完成上述模块后进行流水线CPU集成




## SOC仿真

使用 socTest 平台进行流水线CPU的仿真



寄存器值正确:



## 顶层模块CSSTE

根据原理图进行连线

加入了宏 Defines. vh 使得寄存器的值能够在VGA上显示

### 下板验证

```
1
    `include "./Defines.vh"
 2
    `timescale 1ns / 1ps
 3
    module CSSTE_Pipeline(
 4
 5
        input clk_100mhz,
 6
        input RSTN,
 7
        input [3:0] BTN_y,
 8
        input [15:0] SW,
 9
        output HSYNC,
10
        output VSYNC,
11
        output [3:0] Red,
12
        output [3:0] Green,
        output [3:0] Blue,
13
14
        output [15:0] LED_out,
15
        output [7:0] AN,
16
        output [7:0] segment
17
        );
18
        /* Modules wire definition */
19
20
        // U1.
21
22
        wire [31:0] PC_out_IF;
23
        wire [31:0] PC_out_ID;
        wire [31:0] inst_ID;
24
25
        wire [31:0] PC_out_EX;
26
        wire MemRW_EX;
        wire MemRW_Mem;
27
28
        wire [31:0] Data_out;
29
        wire [31:0] Addr_out;
30
        wire [31:0] Data_out_WB;
31
```

```
32
        // U2.
33
        wire [31:0] spo;
34
35
        // U3.
36
        wire [31:0] douta;
37
38
        // U4.
39
        wire [31:0] Cpu_data4bus;
        wire [31:0] ram_data_in;
40
41
        wire [9:0] ram_addr;
42
        wire data_ram_we;
43
        wire GPIOf0000000_we;
44
        wire GPIOe0000000_we;
45
        wire counter_we;
46
        wire [31:0] Peripheral_in;
47
48
        // U5.
49
        wire [7:0] point_out;
50
        wire [7:0] LE_out;
51
        wire [31:0] Disp_num;
52
        // U6.
53
54
        // wire [7:0] AN;
55
        // wire [7:0] segment;
56
57
        // U7.
58
        wire [1:0] counter_set;
59
        // wire [15:0] LED_out;
60
61
        // U8.
        wire [31:0] clkdiv;
62
63
        wire Clk_CPU;
64
65
        // U9.
66
        wire [3:0] BTN_OK;
67
        wire [15:0] SW_OK;
68
        wire rst;
69
70
        // U10.
71
        wire counter0_OUT;
72
        wire counter1_OUT;
73
        wire counter2_OUT;
74
        wire [31:0] counter_out;
75
        // U11.
76
77
        // wire hs;
        // wire vs;
78
79
        // wire [3:0] vga_r;
80
        // wire [3:0] vga_g;
81
        // wire [3:0] vga_b;
82
83
        // Register wires definition.
84
         `RegFile_Regs_Declaration
85
86
        /* Modules instance */
```

```
87
 88
          // U1.
 89
          Pipeline_CPU U1 (
 90
              // Input.
 91
               .clk(clk_CPU),
 92
               .rst(rst),
 93
               .inst_IF(spo),
 94
               .Data_in(Cpu_data4bus),
 95
              // Output.
 96
               .PC_out_IF(PC_out_IF),
 97
               .PC_out_ID(PC_out_ID),
               .inst_ID(inst_ID),
 98
 99
               .PC_out_EX(PC_out_EX),
100
               .MemRW_EX(MemRW_EX),
101
               .MemRW_Mem(MemRW_Mem),
102
               . {\tt Data\_out}({\tt Data\_out}) \, ,
103
               .Addr_out(Addr_out),
104
               .Data_out_WB(Data_out_WB),
105
               `RegFile_Regs_Arguments
106
          );
107
          // U2.
108
109
          ROM_D U2 (
110
               .a(PC_out_IF[11:2]),
111
               .spo(spo)
112
          );
113
114
          // U3.
115
          RAM_B U3 (
116
              // Input.
117
               .clka(\sim clk_100mhz),
118
               .wea(data_ram_we),
119
               .addra(ram_addr),
120
               .dina(ram_data_in),
121
              // Output.
122
               .douta(douta)
123
          );
124
125
          // U4.
          MIO_BUS U4 (
126
127
              // Input.
128
               .clk(clk_100mhz),
129
               .rst(rst),
130
               .BTN(BTN_OK),
131
               .SW(SW_OK),
132
               .mem_w(MemRW_Mem),
133
               .Cpu_data2bus(Data_out),
134
               .addr\_bus(Addr\_out),
135
               .ram_data_out(douta),
136
               .led_out(LED_out),
137
               .counter_out(counter_out),
138
               .counter0_out(counter0_OUT),
139
               .counter1_out(counter1_OUT),
140
               .counter2_out(counter2_OUT),
141
              // Output.
```

```
142
              .Cpu_data4bus(Cpu_data4bus),
143
              .ram_data_in(ram_data_in),
144
              .ram_addr(ram_addr),
145
              .data_ram_we(data_ram_we),
              .GPIOf0000000_we(GPIOf0000000_we),
146
147
              .GPIOe0000000_we(GPIOe0000000_we),
148
              .counter_we(counter_we),
              .Peripheral_in(Peripheral_in)
149
150
          );
151
          // U5.
152
153
          Multi_8CH32 U5 (
              // Input.
154
155
              .clk(~clk_CPU),
156
              .rst(rst),
157
              .EN(GPIOe0000000\_we),
158
              .Test(SW_OK[7:5]),
159
              .point_in({clkdiv[31:0], clkdiv[31:0]}),
              .LES(64'b0),
160
              .Data0(Peripheral_in),
161
              .data1({2'b0, PC_out_IF[31:2]}),
162
163
              .data2(spo),
              .data3(counter_out),
164
165
              .data4(Addr_out),
              .data5(Data_out),
166
167
              .data6(Cpu_data4bus),
168
              .data7(PC_out_IF),
169
              // Output.
170
              .point_out(point_out),
171
              .LE_out(LE_out),
172
              .Disp_num(Disp_num)
173
          );
174
175
          // U6.
          Seg7_Dev U6 (
176
              // Input.
177
              .disp_num(Disp_num),
178
179
              .point(point_out),
180
              .les(LE_out),
181
              .scan(clkdiv[18:16]),
182
              // Output.
183
              .AN(AN),
184
              .segment(segment)
          );
185
186
187
          // U7.
          SPIO U7 (
188
189
              // Input.
190
              .c1k(\sim C1k\_CPU),
191
              .rst(rst),
192
              .Start(clkdiv[20]),
193
              .EN(GPIOf0000000_we),
194
              .P_Data(Peripheral_in),
195
              // Output.
196
              .counter_set(counter_set),
```

```
197
              .LED_out(LED_out),
198
              .led_clk(),
199
              .led_sout(),
200
              .led_clrn(),
201
              .LED_PEN(),
202
              .GPIOf0()
203
          );
204
205
          // U8.
206
          clk_div U8 (
207
              // Input.
              .clk(clk_100mhz),
208
209
              .rst(rst),
210
              .SW2(SW_OK[2]),
211
              .SW8(SW_OK[8]),
212
              .STEP(SW_OK[10]),
213
              // Output.
214
              .clkdiv(clkdiv),
215
              .Clk_CPU(Clk_CPU)
216
         );
217
          // U9.
218
219
          SAnti_jitter U9 (
220
              // Input.
221
              .clk(clk_100mhz),
222
              .RSTN(RSTN),
223
              .readn(1'b0), // Unconnected.
224
              .Key_y(BTN_y),
225
              .SW(SW),
226
              // Output.
227
              .Key_x(),
228
              .Key_out(),
229
              .Key_ready(),
230
              .pulse_out(),
231
              .BTN_OK(BTN_OK),
232
              .SW_OK(SW_OK),
233
              .CR(),
234
              .rst(rst)
235
          );
236
237
          // U10.
238
          Counter_x U10 (
239
              // Input.
240
              .c1k(\sim C1k\_CPU),
241
              .rst(rst),
242
              .clk0(clkdiv[6]),
              .clk1(clkdiv[9]),
243
244
              .clk2(clkdiv[11]),
245
              .counter_we(counter_we),
246
              .counter_val(Peripheral_in),
247
              .counter_ch(counter_set),
248
              // Output.
249
              .counter0_OUT(counter0_OUT),
250
              .counter1_OUT(counter1_OUT),
251
              .counter2_OUT(counter2_OUT),
```

```
252
              .counter_out(counter_out)
253
          );
254
         // U11.
255
256
          VGA U11 (
257
              // Input.
258
              .clk_25m(clkdiv[1]),
259
              .clk_100m(clk_100mhz),
260
              .rst(rst),
261
              .PC_IF(PC_out_IF),
262
              .inst_IF(spo),
263
              .PC_ID(PC_out_ID),
264
              .inst_ID(inst_ID),
265
              .PC_Ex(PC_out_EX),
266
              .MemRW_Ex(MemRW_EX),
267
              .MemRW_Mem(MemRW_Mem),
268
              .Data_out(Data_out),
269
              .Addr_out(Addr_out),
270
              .Data_out_WB(Data_out_WB),
271
              `RegFile_Regs_Arguments,
272
              // Output.
273
              .hs(HSYNC),
274
              .vs(VSYNC),
275
              .vga_r(Red),
276
              .vga_g(Green),
277
              .vga_b(Blue)
278
         );
279
280
     endmodule
```

## 下板验证

结果正确

# 采用Stall机制处理流水线冒险

## stall冒险检测

依据Stall的原理,分别处理Data hazard和Control hazard的情况

主要就是依据对应是否需要Stall的情况调整对应的使能信号

这里有很多没有想到的地方,比如如果直接按照实验指导进行模块编写会导致很多问题发生,需要引入 PCSrc 来确定控制冒险是否会发生

首先根据是否存在本阶段的寄存器来自于上一条指令的计算结果或者访存结果,如果有则发生数据冒险,将 data\_sta11 置1

数据冒险之后判断是否会发生控制冒险,需要考虑的就很多了

最开始以为控制冒险的 NOP\_IFID 和 en\_IFID 这些只是简单的取反关系,后来发现还是太naive了对于控制冒险,如果发生了控制冲突,则对 control\_stall 和 isNOPIFID 进行对应的设置但是,使能信号不是简单的取反

- 对于 en\_IFID 来说是 data\_stall 取反,数据冒险的设计较为简单
- 对于 en\_IF 来说, 如果
  - o 有数据冒险则一定会stall
  - 。 没有数据冒险,则看是否发生控制冒险
    - 发生控制冒险,还要查看有没有发生分支跳转:
      - 没有跳转则保持取指为 PC+4
      - 发生跳转,即结合 PCSrc 等信号的判断,则进行stall

#### 实现后如下:

```
`timescale 1ns / 1ps
 2
 3
    module stall(
 4
        input rst_stall, // 复位
 5
        input RegWrite_out_IDEX, // 执行阶段寄存器写控制
        input [4:0] Rd_addr_out_IDEX, // 执行阶段寄存器写地址
 6
        input RegWrite_out_EXMem, // 访存阶段寄存器写控制
 8
        input [4:0] Rd_addr_out_EXMem, // 访存阶段寄存器写地址
9
        input RegWrite_out_MemWB, // 写回阶段寄存器写控制
        input [4:0] Rd_addr_out_MemWB, // 写回阶段寄存器写地址
10
        input [4:0] Rs1_addr_ID, // 译码阶段寄存器读地址1
11
12
        input [4:0] Rs2_addr_ID, // 译码阶段寄存器读地址2
13
        input Rs1_used, // Rs1被使用
14
        input Rs2_used, // Rs2被使用
15
        input Branch_ID, // 译码阶段beq
16
        input BranchN_ID, // 译码阶段bne
17
        input Jump_ID, // 译码阶段jal
18
        input Branch_out_IDEX, // 执行阶段beq
19
        input BranchN_out_IDEX, // 执行阶段bne
        input Jump_out_IDEX, // 执行阶段jal
21
        input Branch_out_EXMem, // 访存阶段beq
22
        input BranchN_out_EXMem, // 访存阶段bne
23
        input Jump_out_EXMem, // 访存阶段jal
24
        input PCSrc, // PC选择
25
        output en_IF, // 流水线寄存器的使能及NOP信号
26
        output en_IFID,
27
        output NOP_IFID,
28
        output NOP_IDEX
29
        );
30
31
        reg data_stall;
32
        reg control_stall;
33
        reg isNOPIFID;
34
35
        // Data hazards.
36
        always @ (*) begin
            /*
37
38
            // WB hazard.
39
            if (RegWrite_out_MemWB && Rs1_used && Rs1_addr_ID &&
    (Rd_addr_out_MemWB == Rs1_addr_ID)) begin
40
               data_stall = 1;
            end else if (RegWrite_out_MemWB && Rs2_used && Rs2_addr_ID &&
41
    (Rd_addr_out_MemWB == Rs2_addr_ID)) begin
```

```
42
                 data_stall = 1;
43
             end
             */
44
             // MEM hazard.
45
             if (RegWrite_out_EXMem && Rs1_used && Rs1_addr_ID &&
46
    (Rd_addr_out_EXMem == Rs1_addr_ID)) begin
47
                 data_stall = 1;
48
             end else if (RegWrite_out_EXMem && Rs2_used && Rs2_addr_ID &&
    (Rd_addr_out_EXMem == Rs2_addr_ID)) begin
49
                 data_stall = 1;
50
             end
51
             // EX hazard.
             else if (RegWrite_out_IDEX && Rs1_used && Rs1_addr_ID &&
52
    (Rd_addr_out_IDEX == Rs1_addr_ID)) begin
53
                 data_stall = 1;
54
             end else if (RegWrite_out_IDEX && Rs2_used && Rs2_addr_ID &&
    (Rd_addr_out_IDEX == Rs2_addr_ID)) begin
55
                 data_stall = 1;
             end
56
57
             // Otherwise.
             else begin data_stall = 0; end
58
59
        end
60
61
        // Control hazards.
        always @ (*) begin
62
63
            // ID.
             if (Branch_ID || BranchN_ID || Jump_ID) begin
64
65
                 control\_stall = 1;
                 isNOPIFID = 1;
66
67
             end
            // Ex.
68
69
             else if (Branch_out_IDEX || BranchN_out_IDEX || Jump_out_IDEX) begin
70
                 control\_stall = 1;
71
                 isNOPIFID = 1;
72
             end
73
             // Mem.
74
             else if (Branch_out_EXMem || BranchN_out_EXMem || Jump_out_EXMem)
    begin
                 control\_stall = 1;
75
76
                 isNOPIFID = 0;
77
             end
78
             // Otherwise.
79
             else begin
80
                 control_stall = 0;
81
                 isNOPIFID = 0;
82
             end
        end
83
84
85
        // Reset.
        always @ (*) begin
86
87
             if (rst_stall) begin
88
                 data_stall <= 0;</pre>
89
                 control_stall <= 0;</pre>
90
                 isNOPIFID <= 0;</pre>
91
             end
```

```
92
        end
93
94
        assign NOP_IDEX = data_stall;
95
        assign NOP_IFID = data_stall? 0: (isNOPIFID? 1: (control_stall &
    PCSrc)); //control_stall & PCSrc;
96
        assign en_IF = data_stall? 0: (control_stall & (~Branch_out_EXMem |
    ~BranchN_out_EXMem | ~Jump_out_EXMem)? 0: 1); //(~data_stall |
    ~control_stall);
97
        assign en_IFID = ~data_stall;
98
99
    endmodule
```

## ID重设计

根据原理对 Pipeline\_ID 模块添加对应stall的端口,然后对对应端口的内容进行解码,主要体现在 Rs1\_used 和 Rs2\_used 上

原先按照实验指导,没有使用拓展指令集的控制单元,所以后续导致一条指令 s1tu 出错,后续重新调整了

```
`include "./Defines.vh"
1
2
    `timescale 1ns / 1ps
 3
4
    module Pipeline_ID(
 5
        input clk_ID,
 6
        input rst_ID,
 7
        input [4:0] Rd_addr_ID,
 8
        input [31:0] Wt_data_ID,
9
        input RegWrite_in_ID,
        input [31:0] Inst_in_ID,
10
        output [31:0] Rs1_out_ID,
11
12
        output [31:0] Rs2_out_ID,
13
        output Rs1_used, // STALL
14
        output Rs2_used, // STALL
15
        output [4:0] Rs1_addr_ID, // STALL
16
        output [4:0] Rs2_addr_ID, // STALL
        output [31:0] Imm_out_ID,
17
18
        output ALUSrc_B_ID,
19
        output [1:0] MemtoReg_ID,
20
        output Jump_ID,
21
        output Branch_ID,
22
        output BranchN_ID,
23
        output RegWrite_out_ID,
24
        output MemRW_ID,
25
        output [3:0] ALU_control_ID,
26
        output [4:0] Rd_addr_out_ID,
27
        `RegFile_Regs_output
28
        );
29
30
        wire [1:0] ImmSel;
31
32
        assign Rd_addr_out_ID = Inst_in_ID[11:7];
33
        assign Rs1_addr_ID = Inst_in_ID[19:15];
34
        assign Rs2_addr_ID = Inst_in_ID[24:20];
35
```

```
36
        Regs Regs (
37
             .clk(clk_ID),
38
             .rst(rst_ID),
39
             .Rs1_addr(Rs1_addr_ID),
40
             .Rs2_addr(Rs2_addr_ID),
41
             .Wt_addr(Rd_addr_ID),
42
             .Wt_data(Wt_data_ID),
43
             .RegWrite(RegWrite_in_ID),
             .Rs1_data(Rs1_out_ID),
44
45
             .Rs2_data(Rs2_out_ID),
46
             `RegFile_Regs_Arguments
47
        );
48
49
        ImmGen ImmGen (
50
             .ImmSel(ImmSel),
51
             .inst_field(Inst_in_ID),
52
             .Imm_out(Imm_out_ID)
53
        );
54
55
        SCPU_ctrl SCPU_ctrl (
             .OPcode(Inst_in_ID[6:2]),
56
57
             .Fun3(Inst_in_ID[14:12]),
58
             .Fun7(Inst_in_ID[30]),
59
             .MIO_ready(1'b0),
             .ImmSel(ImmSel),
60
61
             .ALUSrc_B(ALUSrc_B_ID),
62
             .MemtoReg(MemtoReg_ID),
63
             .Jump(Jump_ID),
             .Branch(Branch_ID),
64
65
             .BranchN(BranchN_ID),
66
             .RegWrite(RegWrite_out_ID),
67
             .MemRW(MemRW_ID),
             .ALU_Control(ALU_control_ID),
68
69
             .CPU_MIO(),
70
             .Rs1_used(Rs1_used),
71
             .Rs2_used(Rs2_used)
72
        );
73
74
    endmodule
```

## 流水线寄存器重设计

流水线寄存器重设计套路基本一致,只需要判断是否需要NOP以及前面一级流水线寄存器如果是invalid的情况会延续到后续流水线寄存器中,只需要对这一点急性判断即可

给出 ID\_reg\_EX 的例子

```
1  `timescale 1ns / 1ps
2
3  module ID_reg_Ex(
4    input clk_IDEX,
5    input rst_IDEX,
6    input en_IDEX,
7    input NOP_IDEX, // STALL
8    input valid_in_IDEX, // STALL
```

```
9
        input [31:0] PC_in_IDEX,
10
        input [31:0] Inst_in_IDEX, // NEW
11
        input [4:0] Rd_addr_IDEX,
12
        input [31:0] Rs1_in_IDEX,
13
        input [31:0] Rs2_in_IDEX,
14
        input [31:0] Imm_in_IDEX,
15
        input ALUSrc_B_in_IDEX,
16
        input [3:0] ALU_control_in_IDEX,
17
        input Branch_in_IDEX,
18
        input BranchN_in_IDEX,
19
        input MemRW_in_IDEX,
20
        input Jump_in_IDEX,
21
        input [1:0] MemtoReg_in_IDEX,
22
        input RegWrite_in_IDEX,
23
        output [31:0] PC_out_IDEX,
24
        output [31:0] Inst_out_IDEX, // NEW
25
        output [4:0] Rd_addr_out_IDEX,
26
        output [31:0] Rs1_out_IDEX,
27
        output [31:0] Rs2_out_IDEX,
28
        output [31:0] Imm_out_IDEX,
29
        output ALUSrc_B_out_IDEX,
30
        output [3:0] ALU_control_out_IDEX,
31
        output Branch_out_IDEX,
32
        output BranchN_out_IDEX,
33
        output MemRW_out_IDEX,
34
        output Jump_out_IDEX,
35
        output [1:0] MemtoReg_out_IDEX,
36
        output RegWrite_out_IDEX,
37
        output valid_out_IDEX // STALL
38
        );
39
40
        reg [31:0] PC;
41
        reg [31:0] Inst;
42
        reg [4:0] Rd_addr;
43
        reg [31:0] Rs1;
44
        reg [31:0] Rs2;
45
        reg [31:0] Imm;
46
        reg ALUSrc_B;
47
        reg [3:0] ALU_control;
48
        reg Branch;
49
        reg BranchN;
50
        reg MemRW;
51
        reg Jump;
52
        reg [1:0] MemtoReg;
53
        reg RegWrite;
54
        reg valid;
55
56
        always @ (posedge clk_IDEX or posedge rst_IDEX) begin
57
             if (rst_IDEX) begin
58
                 PC <= 32'b0;
59
                 Inst <= 32'b0;</pre>
60
                 Rs1 <= 32'b0;
61
                 Rs2 <= 32'b0;
62
                 Imm <= 32'b0;
63
                 Rd_addr <= 4'b0;</pre>
```

```
64
                   ALUSrc_B <= 1'b0;
 65
                   ALU_control <= 4'b0;
 66
                   Branch <= 1'b0;
                   BranchN <= 1'b0;
 67
 68
                   MemRW \ll 1'b0;
 69
                   Jump <= 1'b0;
 70
                   MemtoReg <= 2'b0;</pre>
 71
                   RegWrite <= 1'b0;</pre>
                   valid <= 1'b1;</pre>
 72
 73
               end else if (NOP_IDEX) begin
 74
                   PC <= 32'b0;
 75
                   Inst = 32'h00000013; // NOP
                   Rs1 <= 32'b0;
 76
 77
                   Rs2 <= 32'b0;
 78
                   Imm <= 32'b0;
 79
                   Rd_addr <= 4'b0;</pre>
 80
                   ALUSrc_B <= 1'b0;
 81
                   ALU_control <= 4'b0;
 82
                   Branch <= Branch_in_IDEX; //1'b0;</pre>
 83
                   BranchN <= BranchN_in_IDEX; //1'b0;</pre>
 84
                   MemRW \ll 1'b0;
 85
                   Jump <= Jump_in_IDEX; //1'b0;</pre>
 86
                   MemtoReg <= 2'b0;</pre>
 87
                   RegWrite <= 1'b0;</pre>
 88
                   valid <= 1'b0;</pre>
 89
               end else if (en_IDEX) begin
 90
                   PC <= PC_in_IDEX;</pre>
 91
                   Inst <= Inst_in_IDEX;</pre>
 92
                   Rs1 <= Rs1_in_IDEX;</pre>
 93
                   Rs2 <= Rs2_in_IDEX;</pre>
 94
                   Imm <= Imm_in_IDEX;</pre>
 95
                   Rd_addr <= Rd_addr_IDEX;</pre>
 96
                   ALUSrc_B <= ALUSrc_B_in_IDEX;
 97
                   ALU_control <= ALU_control_in_IDEX;
 98
                   Branch <= Branch_in_IDEX;</pre>
 99
                   BranchN <= BranchN_in_IDEX;</pre>
100
                   MemRW <= MemRW_in_IDEX;</pre>
101
                   Jump <= Jump_in_IDEX;</pre>
102
                   MemtoReg <= MemtoReg_in_IDEX;</pre>
103
                   RegWrite <= RegWrite_in_IDEX;</pre>
                   valid <= 1'b1;</pre>
104
105
               end
106
          end
107
108
          assign PC_out_IDEX = PC;
109
          assign Inst_out_IDEX = Inst;
110
          assign Rd_addr_out_IDEX = Rd_addr;
111
          assign Rs1_out_IDEX = Rs1;
112
          assign Rs2_out_IDEX = Rs2;
113
          assign Imm_out_IDEX = Imm;
114
          assign ALUSrc_B_out_IDEX = ALUSrc_B;
115
          assign ALU_control_out_IDEX = ALU_control;
116
          assign Branch_out_IDEX = Branch;
117
          assign BranchN_out_IDEX = BranchN;
118
          assign MemRW_out_IDEX = MemRW;
```

```
assign Jump_out_IDEX = Jump;
assign MemtoReg_out_IDEX = MemtoReg;
assign RegWrite_out_IDEX = RegWrite;
assign valid_out_IDEX = valid;
endmodule
```

# Pipeline\_CPU\_Stall重设计

根据新添加的stall模块重新对顶层的模块进行连线

根据前文所述,对额外需要的控制信号进行接入,保证模块正确运行

#### 点击跳过

```
1
    `include "./Defines.vh"
2
    `timescale 1ns / 1ps
4
    module Pipeline_CPU_Stall (
 5
        input [31:0] Data_in,
 6
        input rst,
 7
        input clk,
 8
        input [31:0] inst_IF,
9
        output [31:0] PC_out_IF,
10
        output [31:0] PC_out_EX,
11
        output [31:0] PC_out_ID,
12
        output [31:0] inst_ID,
13
        output [31:0] Addr_out,
14
        output [31:0] Data_out,
15
        output [31:0] Data_out_WB,
16
        output MemRW_Mem,
17
        output MemRW_EX,
18
        `RegFile_Regs_output
19
        );
20
        /* Module wire definitions */
21
22
        // Instruction_Fetch.
23
        // wire [31:0] PC_out_IF;
24
        // IF_reg_ID.
25
        wire [31:0] PC_out_IFID;
26
        wire [31:0] inst_out_IFID;
27
        wire valid_IFID; // STALL
28
        // Instruction_Decoder.
29
        wire [4:0] Rd_addr_out_ID;
30
        wire [31:0] Rs1_out_ID;
31
        wire [31:0] Rs2_out_ID;
32
        wire [4:0] Rs1_addr_ID; // STALL
        wire [4:0] Rs2_addr_ID; // STALL
33
34
        wire Rs1_used; // STALL
35
        wire Rs2_used; // STALL
36
        wire [31:0] Imm_out_ID;
37
        wire ALUSrc_B_ID;
38
        wire [3:0] ALU_control_ID;
        wire Branch_ID;
39
40
        wire BranchN_ID;
```

```
41
        wire MemRW_ID;
42
        wire Jump_ID;
        wire [1:0] MemtoReg_ID;
43
44
        wire RegWrite_out_ID;
45
        // ID_reg_Ex.
46
        wire [31:0] PC_out_IDEX;
47
        wire [31:0] Inst_out_IDEX; // NEW
48
        wire [4:0] Rd_addr_out_IDEX;
49
        wire [31:0] Rs1_out_IDEX;
50
        wire [31:0] Rs2_out_IDEX;
51
        wire [31:0] Imm_out_IDEX;
52
        wire ALUSrc_B_out_IDEX;
53
        wire [3:0] ALU_control_out_IDEX;
54
        wire Branch_out_IDEX;
55
        wire BranchN_out_IDEX;
56
        wire MemRW_out_IDEX;
57
        wire Jump_out_IDEX;
58
        wire [1:0] MemtoReg_out_IDEX;
59
        wire RegWrite_out_IDEX;
60
        wire valid_out_IDEX; // STALL
61
        // Execute.
62
        // wire [31:0] PC_out_EX;
63
        wire [31:0] PC4_out_EX;
64
        wire zero_out_EX;
65
        wire [31:0] ALU_out_EX;
66
        wire [31:0] Rs2_out_EX;
67
        // Ex_reg_Mem.
68
        wire [31:0] PC_out_EXMem;
69
        wire [31:0] PC4_out_EXMem;
        wire [31:0] PC_imm_out_EXMem; // NEW
70
71
        wire valid_out_EXMem; // STALL
72
        wire [31:0] Inst_out_EXMem; // NEW
73
        wire [4:0] Rd_addr_out_EXMem;
74
        wire zero_out_EXMem;
75
        wire [31:0] ALU_out_EXMem;
76
        wire [31:0] Rs2_out_EXMem;
77
        wire Branch_out_EXMem;
78
        wire BranchN_out_EXMem;
79
        wire MemRW_out_EXMem;
80
        wire Jump_out_EXMem;
81
        wire [1:0] MemtoReg_out_EXMem;
82
        wire RegWrite_out_EXMem;
83
        // Memory_Access.
84
        wire PCSrc;
85
        // Mem_reg_WB.
86
        wire [31:0] PC4_out_MemWB;
87
        wire [4:0] Rd_addr_out_MemWB;
88
        wire [31:0] ALU_out_MemWB;
89
        wire [31:0] DMem_data_out_MemWB;
90
        wire [1:0] MemtoReg_out_MemWB;
91
        wire RegWrite_out_MemWB;
92
        // Write_Back.
93
        // wire [31:0] Data_out_WB;
94
        // Stall.
95
        wire en_IF;
```

```
96
         wire en_IFID;
 97
          wire NOP_IDEX;
 98
          wire NOP_IFID;
 99
100
          /* Module instanciations */
101
102
          Pipeline_IF Instruction_Fetch (
103
              // Input.
104
              .clk_IF(clk),
105
              .rst_IF(rst),
106
              .en_IF(en_IF),
107
              .PC_in_IF(PC_imm_out_EXMem),
108
              .PCSrc(PCSrc),
109
              // Output.
110
              .PC_out_IF(PC_out_IF)
111
          );
112
          IF_reg_ID IF_reg_ID (
113
              // Input.
114
115
              .clk_IFID(clk),
116
              .rst_IFID(rst),
117
              .en_IFID(en_IFID),
118
              .PC_in_IFID(PC_out_IF),
119
              .inst_in_IFID(inst_IF),
              .NOP_IFID(NOP_IFID),
120
121
              // Output.
122
              .PC_out_IFID(PC_out_IFID),
123
              .inst_out_IFID(inst_out_IFID),
124
              .valid_IFID(valid_IFID)
125
          );
126
127
          Pipeline_ID Instruction_Decoder (
              // Input.
128
129
              .clk_ID(clk),
130
              .rst_ID(rst),
131
              .RegWrite_in_ID(RegWrite_out_MemWB),
132
              .Rd_addr_ID(Rd_addr_out_MemWB),
133
              .Wt_data_ID(Data_out_WB),
134
              .Inst_in_ID(inst_out_IFID),
135
              // Output.
136
              .Rd_addr_out_ID(Rd_addr_out_ID),
137
              .Rs1_out_ID(Rs1_out_ID),
138
              .Rs2_out_ID(Rs2_out_ID),
139
              .Rs1_addr_ID(Rs1_addr_ID), // STALL
140
              .Rs2_addr_ID(Rs2_addr_ID), // STALL
              .Rs1_used(Rs1_used), // STALL
141
142
              .Rs2_used(Rs2_used), // STALL
143
              .Imm_out_ID(Imm_out_ID),
144
              .ALUSrc_B_ID(ALUSrc_B_ID),
145
              .ALU_control_ID(ALU_control_ID),
146
              .Branch_ID(Branch_ID),
147
              .BranchN_ID(BranchN_ID),
148
              .MemRW_ID(MemRW_ID),
149
              .Jump_ID(Jump_ID),
              . {\tt MemtoReg\_ID} ({\tt MemtoReg\_ID}) \;, \\
150
```

```
151
              .RegWrite_out_ID(RegWrite_out_ID),
152
              `RegFile_Regs_Arguments
153
          );
154
155
          ID_reg_Ex ID_reg_Ex (
156
              // Input.
157
              .clk_IDEX(clk),
158
              .rst_IDEX(rst),
              .en_IDEX(1'b1),
159
              .NOP_IDEX(NOP_IDEX), // STALL
160
161
              .valid_in_IDEX(valid_IFID), // STALL
              .PC_in_IDEX(PC_out_IFID),
162
163
              .Inst_in_IDEX(inst_out_IFID), // NEW
              .Rd_addr_IDEX(Rd_addr_out_ID),
164
165
              .Rs1_in_IDEX(Rs1_out_ID), // IDEX!!!!!
166
              .Rs2_in_IDEX(Rs2_out_ID),
167
              .Imm_in_IDEX(Imm_out_ID),
              .ALUSrc_B_in_IDEX(ALUSrc_B_ID),
168
              .ALU_control_in_IDEX(ALU_control_ID),
169
170
              .Branch_in_IDEX(Branch_ID),
              .BranchN_in_IDEX(BranchN_ID),
171
172
              .MemRW_in_IDEX(MemRW_ID),
173
              .Jump_in_IDEX(Jump_ID),
174
              .MemtoReg_in_IDEX(MemtoReg_ID),
              .RegWrite_in_IDEX(RegWrite_out_ID),
175
176
              // Output.
177
              .PC_out_IDEX(PC_out_IDEX),
              .Inst_out_IDEX(Inst_out_IDEX), // NEW
178
179
              .Rd_addr_out_IDEX(Rd_addr_out_IDEX),
180
              . {\tt Rs1\_out\_IDEX}({\tt Rs1\_out\_IDEX}) \, ,
181
              .Rs2_out_IDEX(Rs2_out_IDEX),
182
              .Imm_out_IDEX(Imm_out_IDEX),
183
              .ALUSrc_B_out_IDEX(ALUSrc_B_out_IDEX),
184
              .ALU_control_out_IDEX(ALU_control_out_IDEX),
185
              .Branch_out_IDEX(Branch_out_IDEX),
186
              .BranchN_out_IDEX(BranchN_out_IDEX),
187
              .MemRW_out_IDEX(MemRW_out_IDEX),
188
              .Jump_out_IDEX(Jump_out_IDEX),
189
              .MemtoReg_out_IDEX(MemtoReg_out_IDEX),
190
              .RegWrite_out_IDEX(RegWrite_out_IDEX),
              .valid_out_IDEX(valid_out_IDEX) // STALL
191
          );
192
193
          Pipeline_Ex Execute (
194
              // Input.
195
196
              .PC_in_EX(PC_out_IDEX),
197
              .Rs1_in_EX(Rs1_out_IDEX),
198
              .Rs2_in_EX(Rs2_out_IDEX),
199
              .Imm_in_EX(Imm_out_IDEX),
200
              .ALUSrc_B_in_EX(ALUSrc_B_out_IDEX),
              . {\tt ALU\_control\_in\_EX(ALU\_control\_out\_IDEX)} \;,
201
202
              // Output.
              .PC_out_EX(PC_out_EX),
203
204
              .PC4_out_EX(PC4_out_EX),
205
              .zero_out_EX(zero_out_EX),
```


```
206
              .ALU_out_EX(ALU_out_EX),
207
              .Rs2_out_EX(Rs2_out_EX)
208
         );
209
210
         Ex_reg_Mem Ex_reg_Mem (
211
              // Input.
212
              .clk_EXMem(clk),
              .rst_EXMem(rst),
213
214
              .en_{EXMem(1'b1)},
215
              .PC_imm_EXMem(PC_out_EX), // NEW
216
              .PC4_in_EXMem(PC4_out_EX),
217
              .PC_in_EXMem(PC_out_IDEX),
              .valid_in_EXMem(valid_out_IDEX), // STALL
218
219
              .Inst_in_EXMem(Inst_out_IDEX), // NEW
220
              .Rd_addr_EXMem(Rd_addr_out_IDEX),
221
              .zero_in_EXMem(zero_out_EX),
222
              .ALU_in_EXMem(ALU_out_EX),
223
              .Rs2\_in\_EXMem(Rs2\_out\_EX),
              .Branch_in_EXMem(Branch_out_IDEX),
224
225
              .BranchN_in_EXMem(BranchN_out_IDEX),
226
              .MemRW_in_EXMem(MemRW_out_IDEX),
              .Jump_in_EXMem(Jump_out_IDEX), // Jump!!!!!!
227
228
              .MemtoReg_in_EXMem(MemtoReg_out_IDEX) ,
229
              .RegWrite_in_EXMem(RegWrite_out_IDEX),
230
              // Output.
231
              .PC_out_EXMem(PC_out_EXMem),
232
              .PC4_out_EXMem(PC4_out_EXMem),
233
              .PC_imm_out_EXMem(PC_imm_out_EXMem), // NEW
234
              .valid_out_EXMem(valid_out_EXMem), // STALL
235
              .Inst_out_EXMem(Inst_out_EXMem), // NEW
236
              .Rd_addr_out_EXMem(Rd_addr_out_EXMem),
237
              .zero_out_EXMem(zero_out_EXMem),
238
              .ALU_out_EXMem(ALU_out_EXMem),
239
              .Rs2_out_EXMem(Rs2_out_EXMem),
240
              .Branch_out_EXMem(Branch_out_EXMem),
241
              .BranchN_out_EXMem(BranchN_out_EXMem),
242
              .MemRW_out_EXMem(MemRW_out_EXMem),
243
              .Jump_out_EXMem(Jump_out_EXMem),
              . {\tt MemtoReg\_out\_EXMem} ({\tt MemtoReg\_out\_EXMem}) \ ,
244
245
              .RegWrite_out_EXMem(RegWrite_out_EXMem)
246
         );
247
         Pipeline_Mem Memory_Access (
248
249
              // Input.
250
              .zero_in_Mem(zero_out_EXMem),
              .Branch_in_Mem(Branch_out_EXMem),
251
              .BranchN_in_Mem(BranchN_out_EXMem),
252
253
              .Jump_in_Mem(Jump_out_EXMem),
254
              // Output.
255
              .PCSrc(PCSrc)
256
         );
257
         Mem_reg_WB Mem_reg_WB (
258
259
              // Input.
260
              .clk_MemWB(clk),
```

```
261
              .rst_MemWB(rst),
262
              .en_{MemWB}(1'b1),
263
              .PC4_in_MemWB(PC4_out_EXMem),
264
              .PC_in_MemWB(PC_out_EXMem), // NEW
265
              .Inst_in_MemWB(Inst_out_EXMem), // NEW
266
              .valid_in_MemWB(valid_out_EXMem), // STALL
267
              .Rd_addr_MemWB(Rd_addr_out_EXMem),
268
              .ALU_in_MemWB(ALU_out_EXMem),
269
              .DMem_data_MemWB(Data_in),
270
              .MemtoReg_in_MemWB(MemtoReg_out_EXMem),
271
              .RegWrite_in_MemWB(RegWrite_out_EXMem),
272
              // Output.
273
              .PC4_out_MemWB(PC4_out_MemWB),
274
              .PC_out_MemWB(), // NEW
275
              .Inst_out_MemWB(), // NEW
              .valid_out_MemWB(), // STALL
276
              .Rd_addr_out_MemWB(Rd_addr_out_MemWB),
277
278
              .ALU_out_MemWB(ALU_out_MemWB),
279
              .DMem_data_out_MemWB(DMem_data_out_MemWB),
280
              .MemtoReg_out_MemWB(MemtoReg_out_MemWB),
281
              .RegWrite_out_MemWB(RegWrite_out_MemWB)
282
         );
283
284
         Pipeline_WB Write_Back (
285
              // Input.
286
              .PC4_in_WB(PC4_out_MemWB),
287
              .ALU_in_WB(ALU_out_MemWB),
288
              .DMem_data_WB(DMem_data_out_MemWB),
289
              .MemtoReg_in_WB(MemtoReg_out_MemWB),
290
              // Output.
291
              .Data_out_WB(Data_out_WB)
292
         );
293
294
         stall stall (
295
             // Input.
296
              .rst_stall(rst),
297
              .Rs1_addr_ID(Rs1_addr_ID),
              .Rs2_addr_ID(Rs2_addr_ID),
298
299
              .RegWrite_out_IDEX(RegWrite_out_IDEX),
300
              .Rd_addr_out_IDEX(Rd_addr_out_IDEX),
301
              .RegWrite_out_EXMem(RegWrite_out_EXMem),
302
              .Rd_addr_out_EXMem(Rd_addr_out_EXMem),
303
              .RegWrite_out_MemWB(RegWrite_out_MemWB),
304
              .Rd_addr_out_MemWB(Rd_addr_out_MemWB),
305
              .Rs1_used(Rs1_used),
306
              .Rs2_used(Rs2_used),
307
              .Branch_ID(Branch_ID),
308
              .BranchN_ID(BranchN_ID),
309
              .Jump_ID(Jump_ID),
310
              .Branch_out_IDEX(Branch_out_IDEX),
311
              .BranchN_out_IDEX(BranchN_out_IDEX),
312
              .Jump_out_IDEX(Jump_out_IDEX),
313
              .Branch_out_EXMem(Branch_out_EXMem) ,
314
              .BranchN_out_EXMem(BranchN_out_EXMem),
315
              .Jump_out_EXMem(Jump_out_EXMem),
```

```
316
              .PCSrc(PCSrc),
317
              // Output.
318
              .en_IF(en_IF),
319
              .en_IFID(en_IFID),
320
              .NOP_IDEX(NOP_IDEX),
321
              .NOP_IFID(NOP_IFID)
322
         );
323
324
         // Output.
325
         assign PC_out_ID = PC_out_IFID;
         assign inst_ID = inst_out_IFID;
326
327
         assign Addr_out = ALU_out_EXMem;
328
         assign Data_out = Rs2_out_EXMem;
329
         assign MemRW_Mem = MemRW_out_EXMem;
330
         assign MemRW_EX = MemRW_out_IDEX;
331
332
     endmodule
```


## Stall仿真

对搭建的SOC平台进行功能仿真




可以看到在出现了1个NOP, 发生在 PC\_out\_IF = 32'h00000018 处

原先的Stall会导致在 32 h00000018 处发生4个周期的NOP, 经过修正后是3个周期



### 寄存器结果正确, 没有发生错误



# Stall下板验证

下板验证有一些问题,最开始是Stall模块逻辑错误,后续下板会导致整个显示屏直接息屏,不指明原因