# Lab3

```
任务一:设计实现无符号数乘法器模块代码
仿真代码
仿真结果
任务二:设计实现无符号数除法器模块代码
仿真代码
仿真代码
仿真结果
任务三:设计实现浮点加法器
```

思考题:设计实现有符号数乘法器

### 任务一:设计实现无符号数乘法器

#### 模块代码

```
`timescale 1ns / 1ps
2
3
    module mul32(
4
        input clk,
5
        input rst,
        input [31: 0] multiplicand,
6
7
        input [31: 0] multiplier,
8
        input start,
9
10
        output [63: 0] product,
        output finish
11
12
        );
13
        reg [63: 0] ans; // 结果寄存器
        integer i; // 计数寄存器
14
15
        always @(posedge rst) begin // reset
16
            ans = 0;
17
            i = 0;
18
        end
        always @(posedge start) begin //开始乘法
19
            ans[31:0] = multiplier;
20
21
            i = 0;
22
        end
        always @(posedge clk) begin
23
            if (start && !rst && i < 32) begin
24
25
                /* 如果最低位为1则寄存器高位做一次加法 */
26
                if (product[0])
                    ans[63:32] = ans[63:32] + multiplicand;
27
28
                ans = ans >> 1; /* 低位右移, Multiplier右移一位 */
                i = i + 1; /* 计数器加一 */
29
30
            end
31
        end
        assign product = ans; /* 结果赋值 */
```


```
assign finish = (i == 32); /* 运算完成状态赋值 */
endmodule
```

### 仿真代码


```
`timescale 1ns / 1ps
1
2
3
    module mul32_tb();
4
        reg clk;
 5
        reg rst;
6
        reg[31:0] multiplicand;
 7
        reg[31:0] multiplier;
8
        reg start;
9
        wire[63:0] product;
10
        wire finish;
11
        initial begin
12
13
        c1k = 0;
14
        rst = 1;
15
        multiplicand = 0;
16
        multiplier = 0;
17
        start
                    = 0;
        #100
18
19
        rst = 0;
20
        start = 1;
        multiplicand = 32'd2;
21
        multiplier = 32'd3;
22
23
        #350
24
        start = 0;
25
26
        #350
27
        start = 1;
28
        multiplicand = 32'd10;
29
        multiplier = 32'd8;
30
        #350
31
        start = 0;
32
33
        #350
34
        start = 1;
        multiplicand = 32'd9;
35
36
        multiplier = 32'd9;
        #350
37
38
        start = 0;
39
40
        #350
41
        start = 1;
42
        multiplicand = 32'd50;
43
        multiplier = 32'd6;
44
        #350
45
        start = 0;
46
47
        #350
48
        start = 1;
49
        multiplicand = 32'd20240321;
50
        multiplier = 32'd1931;
```

```
51
        #350
52
        start = 0;
53
54
        #8000 $finish();
55
        end
56
57
        always #5 clk = \simclk;
58
59
        mul32 mul32_u(
60
             .clk(clk),
61
             .rst(rst),
62
             .multiplicand(multiplicand),
             .multiplier(multiplier),
63
64
             .start(start),
65
             .product(product),
66
             .finish(finish)
67
        );
68
    endmodule
```


#### 仿真结果



运算结果为 $2 \times 3 = 6$ , 运算完成时 finish=1



运算结果为 $10 \times 8 = 80$ , 运算完成时 finish=1



运算结果为 $9 \times 9 = 81$ ,运算完成时 finish=1

运算结果为 $50 \times 6 = 300$ ,运算完成时 finish=1

### 任务二:设计实现无符号数除法器

#### 模块代码

```
`timescale 1ns / 1ps
 2
    module div32(
 3
4
        input clk,
 5
        input rst,
 6
        input start,
        input [31:0] dividend,
        input [31:0] divisor,
8
9
10
        output [31:0] quotient,
        output [31:0] remainder,
11
        output finish
12
13
        );
14
15
        reg [31:0] Divisor;
        reg [63:0] ans;
16
        reg [32:0] tmp;
17
18
        integer i;
19
        /* Reset */
20
21
        always @(posedge rst) begin
22
           Divisor = 32'b1;
23
           ans = 64'b0;
           i = 0;
24
25
        end
26
27
        /* Start */
28
        always @(posedge start) begin
29
            Divisor = divisor;
             ans = {32'b0, dividend} << 1;
30
             i = 0;
31
32
        end
```


```
33
34
        always @(posedge clk) begin
35
             if (start && !rst && i < 32) begin
36
                 tmp = \{1'b1, ans[63:32]\} - \{1'b0, Divisor\};
37
                 /* dividend < divisor */</pre>
38
                 if (!tmp[32]) begin
39
                     ans = ans \ll 1;
40
                     ans[0] = 0;
41
                 end
42
                 /* dividend >= divisor */
43
                 else begin
44
                     ans[63:32] = tmp[31:0];
45
                     ans = ans \ll 1;
46
                     ans[0] = 3;
47
                 end
48
                 i = i + 1; /* Step++ */
49
             end
50
        end
51
        assign quotient = ans[31:0];
52
        assign remainder = ans[63:32] >> 1;
        assign finish = (i == 32);
53
54
    endmodule
```

#### 仿真代码


```
`timescale 1ns / 1ps
1
2
 3
    module div32_tb();
4
          reg clk;
 5
          reg rst;
6
           reg [31:0] dividend;
 7
           reg [31:0] divisor;
8
           reg start;
9
          wire [31:0] quotient;
10
11
           wire [31:0] remainder;
12
          wire finish;
           div32
                   u_div(
13
14
              .clk(clk),
15
              .rst(rst),
16
              .dividend(dividend),
17
              .divisor(divisor),
18
              .start(start),
19
              .quotient(quotient),
20
              .remainder(remainder),
              .finish(finish)
21
22
          );
23
           always #5 clk = \simclk;
24
           initial begin
25
26
           c1k = 0;
27
            rst = 1;
28
            start = 0;
29
            dividend = 32'd0;
30
            divisor = 32'd0;
```

```
#10
31
32
           rst = 0;
33
           start = 1;
          dividend = 32'd8;
34
35
           divisor = 32'd4;
          #335
36
37
          start = 0;
38
39
          #335
40
          start = 1;
41
          dividend = 32'd100;
42
          divisor = 32'd10;
43
          #335
44
          start = 0;
45
46
          #335
47
          start = 1;
          dividend = 32'd9;
48
49
          divisor = 32'd4;
          #335
50
51
          start = 0;
52
53
          #340
54
          start = 1;
55
          dividend = 32'd100;
56
          divisor = 32'd99;
57
          #350
          start = 0;
58
59
60
          #340
61
          start = 1;
62
          dividend = 32'd20240321;
63
          divisor = 32'd1931;
          #335
64
65
          start = 0;
66
67
          #350 $stop();
68
69
          end
70
71 endmodule
```


### 仿真结果



#### $8 \div 4 = 2 \cdots 0$



$$100 \div 10 = 10 \cdots 0$$
$$9 \div 4 = 2 \cdots 1$$



 $100 \div 99 = 1 \cdots 1$ 

## 任务三:设计实现浮点加法器

来不及做了,已知根据思路将浮点数按照固定位分别提取出符号位 [31] 、指数 [30:23] 和尾数 [22:0] ,然后按照下列思路进行计算:

- 1. 对齐: 将小指数往大指数对齐, 同时对尾数进行右移
- 2. 尾数加减法: 根据符号位确定尾数做加法还是减法
- 3. 规格化:对步骤2得到的结果进行规格化,对尾数进行适当右移并增加指数,同时判断是否有溢出

代码还没写完捏

# 思考题:设计实现有符号数乘法器

设计思路:设计一个子模块用于将有符号数转化为符号位和无符号数,然后利用<u>无符号数乘法器</u>模块代码,直接计算转化后的无符号数乘法,最后再根据符号位确定结果的符号位,再将结果转化回有符号数