# Міністерство освіти і науки України Національний університет "Львівська політехніка"

Кафедра ЕОМ



з лабораторної роботи №3

з дисципліни: "Моделювання комп'ютерних систем" на тему: "Поведінковий опис цифрового автомата. Перевірка роботи автомата за допомогою стенда Elbert V2 - Spartan 3A FPGA."

Варіант №0

Виконав: ст. гр. KI-201 Абросімов А.С.

> Прийняв: Козак Н.Б.

## Мета роботи:

На базі стенда Elbert V2 - Spartan 3A FPGA реалізувати цифровий автомат для обчислення значення виразу дотримуючись наступних вимог:

- 1. Функціонал пристрою повинен бути реалізований згідно отриманого варіанту завдання. Дивись розділ ЗАВДАННЯ.
- 2. Пристрій повинен бути ітераційним (АЛП (ALU) повинен виконувати за один такт одну операцію), та реалізованим згідно наступної структурної схеми (Малюнок 1).




Рис. 1 - Структурна схема автомата.

### Завдання:


BAPIAHT	ВИРА3
<u>0</u>	((OP1 - OP2) + 4) << OP2

#### Виконання:

1) Створив файл MUX.vhd.

```
1 library IEEE;
 2 use IEEE.STD LOGIC 1164.ALL;
 4 entity my_MuX_intf is
 5 port (
      DATA IN
                         : in std logic vector(7 downto 0);
 6
     IN_SEL : in std_logic_vector(1 downto 0);
CONSTANT_BUS1 : in std_logic_vector(7 downto 0);
 7
 8
     RAM DATA OUT BUS : in std logic vector(7 downto 0);
     IN_SEL_OUT_BUS : out std logic_vector(7 downto 0)
10
11
      );
12 end my_MuX_intf;
13
   architecture my_MuX_arch of my_MuX_intf is
14
15
16 begin
17
18
       INSEL A MUX: process (DATA IN, CONSTANT BUS1, RAM DATA OUT BUS, IN SEL)
19
         begin
             if (IN SEL = "00") then
20
                IN SEL OUT BUS <= DATA IN;
21
22
             elsif (IN SEL = "01") then
23
                IN_SEL_OUT_BUS <= RAM_DATA_OUT_BUS;</pre>
             elsif (IN SEL = "10") then
24
25
                IN SEL OUT BUS <= CONSTANT BUS1;
26
             end if;
          end process INSEL_A_MUX;
27
28
29 end my_MuX_arch;
```

Рис.1. Реалізація мультиплексора у файлі MUX.vhd




Симуляція роботи мультиплексора

### 2) Створив файл ACC.vhd.

```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 3
 4
 5 entity my_ACC_intf is
 6 port (
 7
      CLOCK
                        : in std_logic;
 8
      ACC_WR
                        : in std_logic;
                        : in std_logic;
      ACC RST
 9
      ACC DATA IN BUS : in std logic vector (7 downto 0);
10
      ACC_DATA_OUT_BUS : out std_logic_vector(7 downto 0)
11
12 );
13
   end my_ACC_intf;
14
15 architecture my_ACC_arch of my_ACC_intf is
16
17
   signal ACC_DATA: std_logic_vector (7 downto 0);
18
19 begin
20
21 ACC : process (CLOCK, ACC_DATA)
22
     begin
23
         if (rising edge(CLOCK)) then
             if (ACC RST = '1') then
24
25
               ACC DATA <= "00000000";
26
             elsif (ACC WR = '1') then
               ACC_DATA <= ACC_DATA_IN_BUS;
27
            end if;
28
29
         end if;
         ACC_DATA_OUT_BUS <= ACC_DATA;
30
31
      end process ACC;
32
33 end my_ACC_arch;
```

Рис.2. Реалізація регістра ACC у файлі ACC.vhd



Симуляція роботи регістра

3) Визначив набір необхідних операцій для виконання виразу згідно свого варіанту і реалізував АЛП(ALU) у файлі ALU.vhd з підтримкою визначеного набору операцій (рис.3).

```
6 entity my_ALU_intf is
7 port (
      OP CODE BUS
                       : in std logic vector (1 downto 0);
8
      IN SEL OUT BUS : in std logic vector (7 downto 0);
9
      ACC DATA OUT BUS : in std logic vector (7 downto 0);
10
      ACC DATA IN BUS : out std logic vector (7 downto 0)
11
12 );
13
   end my_ALU_intf;
14
   architecture my_ALU_arch of my_ALU_intf is
15
16
17
   begin
18
19
       ALU : process (OP CODE BUS, IN SEL OUT BUS, ACC DATA OUT BUS)
20
         variable A: unsigned (7 downto 0);
21
         variable B: unsigned (7 downto 0);
     begin
22
         A := unsigned (ACC_DATA_OUT_BUS);
23
         B := unsigned (IN SEL OUT BUS);
24
25
         case (OP CODE BUS) is
26
             when "00" => ACC DATA IN BUS <= STD LOGIC VECTOR (B);
27
             when "01" => ACC DATA IN BUS <= STD LOGIC VECTOR (A + B);
28
            when "10" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR (A - B);
29
            when "11" =>
30
                 case(B) is
31
                    when x"00" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A s11 0);
32
                    when x"01" => ACC DATA IN BUS <= STD LOGIC VECTOR(A sl1 1);
33
                    when x"02" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A s11 2);
34
                    when x"03" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A s11 3);
35
36
                    when x"04"
                                 => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 4);
37
                    when x"05"
                                 => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 5);
                    when x"06"
                                 => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sl1 6);
38
                    when x"07" => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 7);
39
                    when others => ACC_DATA_IN_BUS <= STD_LOGIC_VECTOR(A sll 0);
40
41
                  end case:
```

Рис.3. Реалізація АЛП(ALU) у файлі ALU.vhd з підтримкою визначеного набору операцій.



Симуляція роботи АЛП

4) Визначив множину станів і реалізував пристрій керування (CU) у файлі CU.vhd.

```
1 library IEEE;
    use IEEE.STD_LOGIC_1164.ALL;
    entity my_CU_intf is
     port (
                      : in std_logic;
                  : in std_logic;
: in std_logic;
: in std_logic;
: in std_logic;
: in std_logic;
     ENTER_OP1
     ENTER_OP2
    CALCULATE
10 RESET
     RAM_WR : out std_logic;
RAM_ADDR_BUS : out std_logic_vector(1 downto 0);
CONSTANT_BUS1 : out std_logic_vector(7 downto 0);
13
14
                   : out std_logic;
: out std_logic;
15
     ACC_RST
17
     IN_SEL
                     : out std_logic_vector(1 downto 0);
     OP_CODE_BUS : out std_logic_vector(1 downto 0)
18
19
     end my_CU_intf;
    architecture my_CU_arch of my_CU_intf is
23
     type cu_state_type is (cu_rst, cu_idle, cu_load_op1, cu_load_op2, cu_run_calc0, cu_run_calc1, cu_run_calc2, cu_run_calc3, cu_finish);
     signal cu_cur_state : cu_state_type;
     signal cu_next_state : cu_state_type;
26
27
30 CONSTANT_BUS1 <= "00000001";
31
     CU_SYNC_PROC: process (CLOCK)
            if (rising_edge(CLOCK)) then
  if (RESET = '1') then
34
35
         cu cur state <= cu rst:
36
```

```
cu_cur_state <= cu_rst;
37
            else
38
              cu_cur_state <= cu_next_state;
39
             end if;
40
         end if:
41
      end process;
42
    CUNEXT_STATE_DECODE: process (cu_cur_state, ENTER_OP1, ENTER_OP2, CALCULATE)
43
44
         --declare default state for next_state to avoid latches cu_next_state <= cu_cur_state; --default is to stay in current state
45
46
         --insert statements to decode next_state
47
          --below is a simple example
48
      case(cu_cur_state) is
49
       when cu_rst
50
           cu_next_state <= cu_idle;
51
52
         when cu_idle
         if (ENTER_OP1 = '1') then
53
             cu_next_state <= cu_load_opl;
54
          elsif (ENTER_OP2 = '1') then
55
             cu_next_state <= cu_load_op2;
56
         elsif (CALCULATE = '1') then
57
             cu_next_state <= cu_run_calc0;
58
59
          else
            cu_next_state <= cu_idle;
60
           end if;
61
        when cu_load_opl =>
62
           cu_next_state <= cu_idle;
63
        when cu_load_op2 =>
64
65
           cu_next_state <= cu_idle;
66
        when cu_run_calc0 =>
67
           cu_next_state <= cu_run_calc1;
        when cu_run_calc1 =>
68
69
           cu_next_state <= cu_run_calc2;
70
        when cu_run_calc2 =>
    cu next state <= cu run calc3;
71
cu_next_state <= cu_run_calc3;
73
           cu_next_state <= cu_finish;
        when cu_finish =>
74
           cu_next_state <= cu_finish;
75
76
        when others
           cu_next_state <= cu_idle;
77
       end case;
78
79
      end process;
80
81
    CU_OUTPUT_DECODE: process (cu_cur_state)
82
      begin
83
        case(cu_cur_state) is
        85
        when cu_rst =>
86
87
88
                    <= '0';
<= '1';
<= '0';
89
90
91
           ACC_WR
        when cu_idle =>
92
         IN_SEL
                         <= "00";
93
            OP CODE BUS
                          <= "00";
94
          RAM_ADDR_BUS <= "00";
95
96
           RAM_WR
                          <= '0';
97
           ACC_RST
                          <= '0';
                          <= '0';
98
           ACC_WR
         when cu_load_opl =>
99
                        <= "00";
          IN SEL
100
            OP_CODE_BUS
                          <= "00";
101
            RAM_ADDR_BUS
                          <= "00";
102
                   <= '1',
<= '0';
<= '1';
103
            RAM_WR
104
            ACC_RST
           ACC WR
105
          when cu load op2
106
```


```
106
           when cu_load_op2 =>
             107
108
             RAM_ADDR_BUS
                             <= "01";
                      <= '1';
<= '0';
                             <= '1';
110
             RAM_WR
111
             ACC_RST
                             <= '1';
             ACC_WR
112
           when cu_run_calc0 =>
113
             IN_SEL
                             <= "01";
114
             OP_CODE_BUS
115
                              <= "00";
             RAM_ADDR_BUS
                             <= "01";
                              <= '0';
             RAM_WR
ACC_RST
117
                             <= '0';
118
             ACC_WR
                              <= '1';
119
120
           when cu_run_calc1 =>
             IN_SEL
                           <= "01";
             OP_CODE_BUS
                             <= "10";
122
                             <= "00";
123
             RAM_ADDR_BUS
                             <= '0';
             RAM_WR
ACC_RST
124
                             <= '0';
125
             ACC_WR
                              <= '1';
126
127
           when cu_run_calc2 =>
                             <= "10";
<= "11";
<= "00";
             IN_SEL
             OP_CODE_BUS
129
             RAM_ADDR_BUS
130
                             <= '0';
             RAM_WR
131
             ACC_RST
132
133
              ACC_WR
                             <= '1';
134
           when cu_run_calc3 =>
             IN_SEL <= "01";
OP_CODE_BUS <= "01";
RAM_ADDR_BUS <= "00";
135
136
137
             RAM_WR
                       <= '0';
<= '0';
138
             ACC_RST
139
             ACC_WR
                             <= '1';
141
           when cu finish =>
              ACC_WR
 140
                              <= '1';
             when cu_finish =>
 141
                              <= "00";
              IN_SEL
              OP_CODE_BUS
                             <= "00";
<= "00";
 143
 144
              RAM_ADDR_BUS
              RAM_WR
ACC_RST
                              <= '0';
 145
 146
 147
              ACC_WR
                              <= '0';
 148
            when others =>
              IN_SEL
 149
              OP_CODE_BUS
                               <= "00";
 150
              RAM_ADDR_BUS <= "00";
RAM_WR <= '0';
ACC_RST <= '0';
 151
 152
 153
                              <= '0';
 154
              ACC WR
          end case:
 155
 156
         end process;
 157
     end my_CU_arch;
```

Рис.4. Реалізація пристрою керування (CU) у файлі CU.vhd

# 5) Створив файл RAM.vhd.

```
1 library IEEE;
 2 use IEEE.STD_LOGIC_1164.ALL;
 3 use IEEE.STD_LOGIC_UNSIGNED.ALL;
 4
 5 entity my_RAM_intf is
 6 port (
 7
       CLOCK
                          : in std_logic;
 8
      RAM WR
                          : in std_logic;
      RAM_ADDR_BUS : in STD_LOGIC_VECTOR (1 downto 0);
RAM_DATA_IN_BUS : in STD_LOGIC_VECTOR (7 downto 0);
 9
10
      RAM DATA OUT BUS : out STD LOGIC VECTOR (7 downto 0)
11
12 );
13
   end my_RAM_intf;
15 architecture my_RAM_arch of my_RAM_intf is
16
   type ram_type is array (3 downto 0) of STD_LOGIC_VECTOR (7 downto 0);
17
18 signal RAM_UNIT : ram_type;
19
20 begin
21
22 RAM : process (CLOCK, RAM_ADDR_BUS, RAM_UNIT)
23
      begin
24
          if (rising edge (CLOCK)) then
              if (RAM_WR = '1') then
25
                RAM_UNIT (conv_integer (RAM_ADDR_BUS)) <= RAM_DATA_IN_BUS;</pre>
26
             end if;
27
28
29
          RAM DATA OUT BUS <= RAM UNIT (conv integer (RAM ADDR BUS));
30
       end process RAM;
31
32
33 end my RAM arch;
34
```

Рис. 5. Реалізація пам'яті пристрою (RAM) у файлі RAM. vhd



Симуляція роботи RAM

5) Створив файл OUT\_PUT\_DECODER.vhd і реалізував в ньому блок індикації (7-SEG DECODER).

```
1 library IEEE;
 use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
 6 entity OUT_PUT_DECODER_intf is
                   : IN STD_LOGIC;
 8 CLOCK
                              : IN STD LOGIC;
    RESET
    ACC DATA OUT BUS : IN std logic vector(7 downto 0);
10
12 COMM_ONES
    COMM_ONES : OUT STD_LOGIC;
COMM_DECS : OUT STD_LOGIC;
COMM_HUNDREDS : OUT STD_LOGIC;
SEG_A : OUT STD_LOGIC;
SEG_B : OUT STD_LOGIC;
SEG_C : OUT STD_LOGIC;
SEG_C : OUT STD_LOGIC;
SEG_E : OUT STD_LOGIC;
SEG_F : OUT STD_LOGIC;
SEG_G : OUT STD_LOGIC;
                            : OUT STD_LOGIC;
13
14
15
18 SEG D
19 SEG E
20
21
22
     DP
                            : OUT STD_LOGIC
23
      end OUT_PUT_DECODER_intf;
24
25
     architecture OUT_PUT_DECODER_arch of OUT_PUT_DECODER_intf is
26
     signal ONES_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0000";
signal DECS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "0001";
signal HONDREDS_BUS : STD_LOGIC_VECTOR(3 downto 0) := "00000";
28
29
30
31
33
         BIN_TO_BCD : process (ACC_DATA_OUT_BUS)
                 variable hex_src : STD_LOGIC_VECTOR(7 downto 0) ;
variable bcd : STD_LOGIC_VECTOR(11 downto 0) ;
34
35
36
                                   := (others => '0') ;
:= ACC_DATA_OUT_BUS;
39
                for i in hex_src'range loop
40
                       if bcd(3 downto 0) > "0100" then
41
                            bcd(3 downto 0) := bcd(3 downto 0) + "0011";
42
                        end if :
43
                       if bcd(7 downto 4) > "0100" then
44
                             bcd(7 downto 4) := bcd(7 downto 4) + "0011";
45
46
                       if bcd(11 downto 8) > "0100" then
47
                             bcd(11 downto 8) := bcd(11 downto 8) + "0011";
48
                       end if ;
                       bcd := bcd(10 downto 0) & hex_src(hex_src'left) ; -- shift bcd + 1
52
                       hex_src := hex_src(hex_src'left - 1 downto hex_src'right) & '0';
53
                end loop ;
54
                                        <= bcd (11 downto 8);
<= bcd (7 downto 4);
                HONDREDS_BUS
55
                 DECS_BUS <= bcd (7 downto 4)
ONES_BUS <= bcd (3 downto 0);
56
57
58
           end process BIN TO BCD;
59
60
         INDICATE : process(CLOCK)
61
           type DIGIT_TYPE is (ONES, DECS, HUNDREDS);
62
           variable CUR_DIGIT : DIGIT_TYPE := ONES;
variable DIGIT_VAL : STD_LOGIC_VECTOR(3 downto 0) := "00000";
variable DIGIT_CTRL : STD_LOGIC_VECTOR(6 downto 0) := "0000000";
variable COMMONS_CTRL : STD_LOGIC_VECTOR(2 downto 0) := "0000";
64
65
66
67
68
69
           begin
             if (rising_edge(CLOCK)) then
  if(RESET = '0') then
70
71
                    case CUR DIGIT is
72
                       when ONES =>
73
74
                           DIGIT VAL := ONES BUS;
                             CUR DIGIT := DECS;
                            COMMONS CTRL := "001";
                       when DECS =>
                            DIGIT_VAL := DECS_BUS;
CUR_DIGIT := HUNDREDS;
78
79
                             COMMONS_CTRL := "010";
```

```
when HUNDREDS =>
                                                          DIGIT_VAL := HONDREDS_BUS;
CUR_DIGIT := ONES;
  82
                                              COMMONS_CTRL := "100";
when others =>
   84
  85
                                                          DIGIT_VAL := ONES_BUS;
CUR_DIGIT := ONES;
   87
                                                          COMMONS_CTRL := "000";
   89
                                         end case;
   90
                                            when "0000" => DIGIT_CTRL := "111110";
when "0001" => DIGIT_CTRL := "0110000";
when "0001" => DIGIT_CTRL := "0110000";
when "0001" => DIGIT_CTRL := "1101101";
when "0100" => DIGIT_CTRL := "1111001";
when "0100" => DIGIT_CTRL := "0110011";
when "0100" => DIGIT_CTRL := "10110111";
when "0110" => DIGIT_CTRL := "1011111";
when "0111" => DIGIT_CTRL := "11110000";
when "1000" => DIGIT_CTRL := "11111111";
when "1000" => DIGIT_CTRL := "11111111";
when "1000" => DIGIT_CTRL := "1111011";
when others => DIGIT_CTRL := "00000000";
end case;
                                         case DIGIT_VAL is
   92
   93
   95
   96
  98
100
101
                                          end case;
103
104
                                        DIGIT_VAL := ONES_BUS;
CUR DIGIT := ONES;
105
106
                                          COMMONS_CTRL := "000";
                                   end if;
108
109
                                COMM_ONES <= COMMONS_CTRL(0);
COMM_DECS <= COMMONS_CTRL(1);
COMM_HUNDREDS <= COMMONS_CTRL(2);
111
112
113
                                  SEG_A <= DIGIT_CTRL(6);

SEG_B <= DIGIT_CTRL(5);

SEG_C <= DIGIT_CTRL(4);

SEG_D <= DIGIT_CTRL(3);

SEG_E <= DIGIT_CTRL(2);

SEG_F <= DIGIT_CTRL(1);

SEG_G <= DIGIT_CTRL(0);

DP <= '0';
114
115
116
117
119
120
121
122
                  end if;
end process INDICATE;
123
124
127 end OUT_PUT_DECODER_arch;
```

Рис.6. Реалізація блоку індикації (7-SEG DECODER) в файлі OUT\_PUT\_DECODER.vhd

6) Згенерував символи для імплементованих компонентів і створив схему у файлі Top\_level.sch.




Рис.7. Схема з використанням імплементованих компонентів.

```
1 LIBRARY ieee;
  2 USE ieee.std logic 1164.ALL;
  3 USE ieee.numeric_std.ALL;
  4 LIBRARY UNISIM;
5 USE UNISIM.Vcomponents.ALL;
  6 ENTITY TopLevel_TopLevel_sch_tb IS
  7 END TopLevel TopLevel sch tb;
  8 ARCHITECTURE behavioral OF TopLevel_TopLevel_sch_tb IS
  9
 10
         COMPONENT TopLevel
         PORT ( RESET : IN STD LOGIC;
 11
                ACC DATA OUT BUS : OUT STD LOGIC VECTOR (7 DOWNTO 0);
 12
                CLOCK : IN STD LOGIC;
 13
                ENTER_OP1 : IN STD_LOGIC;
ENTER_OP2 : IN STD_LOGIC;
 14
 15
                CALCULATE : IN STD LOGIC;
 16
               DATA IN : IN STD LOGIC VECTOR (7 DOWNTO 0);
 17
               COMM_ONES : OUT STD_LOGIC;
COMM_DECS : OUT STD_LOGIC;
 18
 19
                COMM_HUNDREDS : OUT STD_LOGIC;
 20
               SEG A : OUT STD LOGIC;
 21
 22
               SEG_B : OUT STD_LOGIC;
 23
                SEG_C : OUT STD_LOGIC;
                SEG_D : OUT
SEG_E : OUT
                        : OUT STD_LOGIC;
: OUT STD_LOGIC;
 24
 25
                SEG F : OUT STD LOGIC;
 26
                SEG G : OUT STD LOGIC;
 27
                DP : OUT STD_LOGIC);
 28
 29
       END COMPONENT;
 30
 31
       SIGNAL op1 : STD_LOGIC_VECTOR(7 DOWNTO 0);
 32
        SIGNAL op2 : STD_LOGIC_VECTOR (7 DOWNTO 0);
 33
        SIGNAL RESET : STD_LOGIC;
SIGNAL CLOCK : STD_LOGIC;
 34
 35
         SIGNAL ENTER OP1 : STD LOGIC:
 36
        SIGNAL ENTER_OP1 : STD_LOGIC;
 36
       SIGNAL ENTER_OP2 : STD_LOGIC;
SIGNAL CALCULATE : STD_LOGIC;
SIGNAL DATA_IN : STD_LOGIC_VECTOR (7 DOWNTO 0);
 37
 38
 39
       SIGNAL COMM ONES : STD LOGIC;
 40
       SIGNAL COMM DECS : STD LOGIC;
 41
       SIGNAL COMM HUNDREDS : STD LOGIC;
 42
       SIGNAL SEG A : STD LOGIC;
 43
       SIGNAL SEG B : STD LOGIC;
 44
       SIGNAL SEG_C : STD_LOGIC;
 45
        SIGNAL SEG_D : STD_LOGIC;
 46
        SIGNAL SEG E : STD LOGIC;
SIGNAL SEG F : STD LOGIC;
SIGNAL SEG G : STD LOGIC;
 47
 48
 49
        SIGNAL DP : STD LOGIC;
 50
        SIGNAL ACC DATA OUT BUS : STD LOGIC VECTOR (7 DOWNTO 0);
 51
 52
 53
 54
        constant CLK period: time := 1 us;
        constant TC period: time := 65536 us;
 55
 56
 57
 58 BEGIN
 59
        UUT: TopLevel PORT MAP (
 60
           RESET => RESET,
 61
            ACC DATA OUT BUS => ACC DATA OUT BUS,
 62
           CLOCK => CLOCK,
 63
           ENTER_OP1 => ENTER OP1,
 64
           ENTER OP2 => ENTER OP2,
 65
            CALCULATE => CALCULATE,
 66
            DATA IN => DATA IN,
 67
           COMM ONES => COMM ONES,
 68
           COMM DECS => COMM DECS,
 69
 70
           COMM HUNDREDS => COMM HUNDREDS,
71
            SEG A => SEG A.
```

```
SEG A => SEG A,
71
 72
         SEG B => SEG B,
         SEG_C => SEG_C,
 73
         SEG_D => SEG_D,
 74
          SEG_E => SEG_E,
SEG_F => SEG_F,
 75
 76
          SEG G => SEG G,
 77
 78
         DP => DP
 79
 80
 81 CLK_process : process
 82
     begin
       CLOCK <= '1';
 83
        wait for CLK_period/2;
 84
       CLOCK <= '0';
 85
        wait for CLK_period/2;
 86
     end process CLK process;
 87
 88
 89
      stim proc: process
     begin
 90
     RESET <= '1';
 91
 92 ENTER OP1 <= '0';
 93 ENTER OP2 <= '0';
       CALCULATE <= '0';
 94
 95
      DATA_IN <= (others => '0');
 96
      wait for 2*CLK_period;
 97
98 RESET <='0';
99
      wait for 4*TC_period;
100
101
      ENTER OP1 <='1';
102
      DATA IN <= op1;
103
      wait for 2*TC_period;
104
105 ENTER OP1 <='0';
106
106
107
     wait for 4*TC_period;
108 ENTER OP2 <='1';
      DATA IN <= op2;
109
110
111     wait for 2*TC_period;
112     ENTER_OP2 <='0';</pre>
      wait for 4*TC period;
113
114
115
       CALCULATE <= '1';
      wait for 8*TC period;
116
117
        wait;
      end process stim_proc; --1.835 s
118
119
120 END;
121
```

### 8) Constraints

```
UCF for ElbertV2 Development Board
2
3
   CONFIG VCCAUX = "3 3" :
5
    # Clock 12 MHz
    NET "CLOCK"
                              LOC = P129 | IOSTANDARD = LVCMOS33 | PERIOD = 12MHz;
8
   9
                               Seven Segment Display
10
   11
12
       NET "SEG_A"
                    LOC = P117 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
13
       NET "SEG_B"
                    LOC = P116
                              | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
14
      NET "SEG C"
                   LOC = P115 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
15
       NET "SEG D"
                    LOC = P113 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
16
      NET "SEG E"
                    LOC = P112 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
17
                   LOC = P111 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P110 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
      NET "SEG F"
18
      NET "SEG_G"
19
      NET "DP"
                   LOC = P114 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
20
21
      NET "COMM_HUNDREDS"
                              LOC = P124 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
     NET "COMM_DECS" LOC = P121 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
NET "COMM_ONES" LOC = P120 | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
23
24
   25
                                  DP Switches
26
   27
28
                                     | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
| PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
| PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
       NET "DATA_IN(0)"
                            LOC = P70
29
       NET "DATA_IN(1)"
30
                            LOC = P69
                         LOC = P68
      NET "DATA_IN(2)"
31
                                     | PULLUP
      NET "DATA_IN(3)"
                            LOC = P64
                                               | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
32
      NET "DATA IN(4)"
                          LOC = P63
                                               | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
33
                           LOC = P60 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P59 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P58 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
      NET "DATA_IN(5)"
34
      NET "DATA_IN(6)"
35
      NET "DATA_IN(7)"
36
37
   39
                                   Switches
   40
41
                             LOC = P80 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
       NET "ENTER OP1"
42
                           LOC = P79 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
LOC = P78 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
      NET "ENTER OP2"
43
      NET "CALCULATE"
44
      NET "RESET"
                           LOC = P75 | PULLUP | IOSTANDARD = LVCMOS33 | SLEW = SLOW | DRIVE = 12;
45
46
```





Рис. 8. Часова діаграма згідно методичних вказівок.



# Перевірка:

((OP1 - OP2) + 4) << OP2

OP1 => 0000 0001

 $OP2 => 0000\ 0001$ 

 $((0000\ 0001 - 0000\ 0001) + 0000\ 0100) << 0000\ 0001$ 

 $0000\ 0001 - 0000\ 0001 = 0000\ 0000$ 

 $0000\ 0001\ +0000\ 0001=0000\ 0010$ 

 $0000\ 0010 << 0000\ 0001 = 0000\ 1000$ 

### Висновок:

На цій лабораторній роботі реалізував цифровий автомат для обчислення значення виразу та симулював його роботу.