

Stonyman and Hawksbill vision chips

Revision 0.3

November 4, 2011

1. General Description:

The Stonyman and Hawksbill chips are minimalist image sensor chips designed for a broad set of visual sensing applications. Currently two chips are available in this series: The Stonyman chip has a square pixel array and a resolution of 112×112 pixels, while the Hawksbill chip uses a hexagonal pixel array and has a resolution of 136×136 pixels. The Stonyman chip additionally has binning in the focal plane allowing blocks of M x N pixels (M and N independently selectable from 1, 2, 4, or 8) to form square or rectangular super pixels.

Both chip use a simple interface requiring just five digital inputs and providing one analog output. The chips are operated by pulsing the five digital inputs according to an intuitive sequence described below. With the two power rails GND and VDD, this allows each chip to be connected to a circuit using just eight connections (or wire bonds). An additional optional "OUTENABLE" signal, internally pulled up, allows multiple chips to share the same analog output line.

Both chips use continuous-time logarithmic pixels, thus allowing operation over a large range of image intensities.

Both chips contain an analog pre-amplifier allowing individual pixel signals to be amplified before being sent out. The gain of this amplifier is selectable from seven levels, and the offset is selectable from 64 levels.


2. General Specifications:

Raw focal plane resolution	Stonyman: 112x112 (12,544)	
	Hawksbill: 136x136 (18,496)	
Array type	Stonyman: Square array Hawksbill:	
	Hawksbill: Hexagonal array arranged in	
	ASA Form 0	
Drawn die size	Stonyman: 4535um x 3665um	Actual die size will be slightly
	Hawksbill: 4095um x 3665um	larger due to cutting of reticle
Focal plane size	Stonyman: 2.8mm x 2.8mm	
	Hawksbill: 2.3mm x 32.7mm	
Pixel pitch	Stonyman: 25 microns	"pitch" is distance between
	Hawksbill: 20 microns	centroids of light sensing
		regions. For Stonyman this is the
		length of one edge as defined by
		a 2-by-2 block of pixels. For
		Hawksbill this is the length of
		one edge as defined by a triangle
		of three pixels.
Pixel circuitry	Logarithmic / continuous time pixel	
Pixel binning	Stonyman: in-pixel connections to N, S,	
	E, and W pixels	
	Hawksbill: None	
Pixel amplifier	Seven-level switched capacitor circuit	May be bypassed to allow raw
		pixels to be read out
Interface	Counter based, with five digital inputs	
	and one analog output	
Process	X-Fab XC06	
Power supply voltage	VDD=3.0V to 5.0V	Operation below about 4.0V
		requires the use of the amplifier
		to implement level shifting


3. Chip Layout and Bonding Information:

The following pages show the layout of the Stonyman and Hawksbill chips. The pad frame is identical for both chips, except for the fact that Stonyman is slightly taller.

3.1 Stonyman



Stonyman



Hawksbill

3.3 Wire Bonding

This section is for customers acquiring these chips in bare die form.

The pads and the spacers between pads have a pitch of 110 microns. For example, the distance between the centers of the NBIAS and AOBIAS pads is 220 microns, while the distance between the centers of adjacent GND pads (or the centers of adjacent VDD pads) is 110 microns. The bonding pads themselves are about 85 microns in width and height.

4. List of pads / external signals:

Below is a list of all pads and external signals which is valid for all Stonyman and Hawksbill series chips. All pads having the same name are electrically connected on the chip. Most users will need to use only the subset of signals that are "black". Advanced and optional signals are in "blue" text. Most users will not need these signals, with the exception of the OUTENABLE signal when multiple chips are connected to the same analog output line.

Name	Туре	Description
VDD	Power	Power supply to all portions of the chip except bias
		generators
GND	Power	Ground/substrate
RESP	Digital Input	Reset Pointer. Resets pointer register when pulsed. Active
		high.
INCP	Digital Input	Increment Pointer. Increments pointer register when
		pulsed. Active high.
RESV	Digital Input	Reset Value. Resets the active register (as selected by
		pointer register). Active high.
INCV	Digital Input	Increment Value. Increments the active register (as
		selected by pointer register). Active high.
INPHI	Digital Input	Operates amplifier. Rest state is low. Raise to reset
		amplifier, lower to generate amplified output.
ANALOG	Analog Output	Analog output of chip containing pixel signal. This gets sent
		to an ADC.
NBIAS	Bias	Supply for column readout circuits
AOBIAS	Bias	Bias for final output buffer amplifier
VREF	Bias	Reference voltage for amplifier circuit
VDDA	Bias generator power	Power signal for bias generators. Pulled down to GND on
		power up, may be connected to VDD using the CONFIG
		system register. When the chip is turned on using the
		CONFIG register (see Section 8.2) this pad is set to VDD.
CVDDA	Analog Power Control	Determines whether VDDA and VDD are shorted. When
		this signal is VDD, lines VDD and VDDA are disconnected.
		When this signal is GND, lines VDD and VDDA are
		connected. This signal is VDD on power up. Turning on the
		chip with the CONFIG system register (see Section 8.2) sets
		this pad to GND potential.
OUTENABLE	Digital Input	Functions as a "chip select" line. Connects output buffer
		amplifier to ANALOG pin when digital high. Internally
		pulled up to VDD. Pull down to GND to disconnect chip
		output.


5. Connecting a Firefly chip to power and to a processor:

The figure below shows a minimal connection between a Stonyman/Hawksbill vision chip and a generic processor operating it. The interface requires five digital lines going from the processor to the vision chip. The vision chip outputs one signal which gets sent to the processor. This analog signal must be digitized, either using an external ADC or one located within the processor.

The vision chip and the processor may be powered with a single power supply or by separate power supplies. It is a requirement that any digital signals sent to the vision chip not exceed VDD in potential.

Bypass capacitors: It is recommended that one or more bypass capacitors (e.g. C1) be placed across the power rails of the vision chip. A 1nF capacitor and optionally a 0.1uF capacitor are suggested.

ANALOG pull-down resistor: It is suggested that a pull down resistor (e.g. R1) be placed between the ANALOG signal and ground as shown below. This is not required. A suggested value for R1 is 5k to 20k. This resistor may be used to decrease the output impedance of the vision chip output, however may result in an attenuation of the output voltage.



Note: GND < RESP,INCP,RESV,INCV,INPHI ≤ VDD

6. Commands:

The Stonyman and Hawksbill vision chips are operated using commands sent to the chip using the input signals RESP, INCP, RESV, and INCV. This is discussed further in Section 8.1. Input signal INPHI is used to operate the pixel amplifier, also described below.


7. Chip Block Diagram:

7.1 Overview

The figure below shows a high level block diagram of the chip. The eight system registers direct the operation of the chip including all configuration information and bias levels. This includes the selection of row and column for pixel readout. The system registers are operated using an "increment or reset" scheme, where each register can either be incremented or reset. The system registers are configured using the four digital inputs RESP, INCP, RESV, and INCV. See Section 8.1 for further details on how to configure system registers.

The focal plane contains the pixel circuits themselves. For the Stonyman chip, the focal plane also contains binning circuitry. The system registers ROWSEL and COLSEL select the pixel to be read out. A single amplifier amplifies the pixel signal and provides a buffered output to the ANALOG output pad which may be sent to an external ADC. The INPHI input signal, along with the CONFIG and VREF system registers, affect the operation of the amplifier.

An additional input signal OUTENABLE allows multiple chips to have their analog outputs connected to the same line. When OUTENABLE is a digital high, that chip is "selected" and provides an output to the ANALOG pad. The OUTENABLE signal is internally pulled high therefore it may be left disconnected if only one vision chip is being used.



7.2 Pixel Circuits:


7.2.1 Stonyman pixel circuit

The pixel circuit for the Stonyman chip is shown below. The light sensing element is N-well photodiode D1 (formed between an N-well and the P-substrate, the latter tied to ground). The function of M1 will be discussed below. The voltage generated by the pixel circuit is stored at the node with the

circle (•). When the row select signal is high, the voltage is read out to the column line through transistors M2 and M3. The column line goes to transistor MC, which with the bias NBIAS and transistor M2 forms a source follower to output the pixel value. Note that there is only one MC transistor for each column line.


As light strikes the photodiode D1, it sinks current to the substrate (to ground) proportional to the amount of light striking it. This current is typically in the picoamp or nanoamp range. This small current flows through transistor M1. Due to the small current, this transistor operates in the subthreshold region. When diode connected, the voltage drop across M1 is a logarithmic function of the current flowing through them, and thus a logarithmic function of the intensity. When light changes by a factor of e=2.7, the voltage drop across M1 will change by about 50mV to 80mV. A large range of light intensities may thus be compressed within a manageable voltage swing.

The signals vsw and hsw may be used to electrically connect a pixel circuit to the pixel circuits above or to the right. This allows groups of pixels to be "binned" together to form "superpixels" covering a larger portion of the focal plane. Instructions on how to perform binning are provided below.



7.2.2 Hawksbill pixel circuit


The Hawksbill pixel circuit is shown below. The Hawksbill pixel circuit is identical to the Stonyman pixel circuit except that binning transistors M4 and M5 are not used. Therefore a Hawksbill vision chip does not support pixel binning.



7.3 Focal Plane Structure

7.3.1 Stonyman focal plane

The Stonyman vision chip has a resolution of 112×112 pixels, with row 0, column 0 being the top left of the chip (as shown in Figure 3). The pitch between pixels, which is defined as the distance between the centers of two horizontally or vertically adjacent pixels, is 25 microns. The figure below shows the organization of the focal plane.




7.3.2 Hawksbill focal plane

The Hawksbill vision chip has a resolution of 136 x 136 pixels, arranged in a hexagonal format. The hexagonal array is formed by shifting right every other row of pixels by a half pixel, and then squashing the array vertically to form a proper hexagonal array. The pitch between pixels, which is defined as the distance between centers of a pixel and any of its six neighbors, is 20 microns.

The pixel at row 0, column 0 is at the upper left of the array, as shown in the layout of Section 3. Note that since odd-numbered rows are shifted right a half pixel, the row 1, column 0 pixel is in fact below and to the right of the row 0, column 0 pixel. Similarly the row 2, column 0 pixel is lined up to be vertically below the row 0, column 0 pixel and is also below and to the left of the row 1, column 0 pixel.

The Hawksbill chip supports array set addressing (ASA), an addressing scheme for hexagonal images that allows most image processing functions to be performed with a similar computational complexity as when performed with square arrays. In order to select ASA pixel (a,r,c), one would simply select row 2r+a and column c. A typical "raster scan" readout of the array, in which pixels are read out one row at a time, would therefore readout the array along dimension "c" first, "a" second, and "r" third.



7.4 Pixel Amplifier Circuit:

The pixel amplifier circuit allows the raw selected pixel to be amplified by one of seven amounts, and then offset by a selectable amount. This pixel amplifier may be used to boost contrast sensitivity, but may reduce the overall range of light levels that may be simultaneously measured. The pixel amplifier circuit is configured using the CONFIG system register.

The figure below shows the overall block diagram of the pixel amplifier. The selected pixel is sent to a switched capacitor differential amplifier, where difference between the pixel and the VREF voltage is computed and amplified. Voltage VREF thus implements the offset.


Signals SELAMP and SELRAW allow the amplifier to be bypassed. Bit 3 of the CONFIG system register determines these values- When bit 3 of CONFIG is low, SELRAW=1 and SELAMP=0, which causes the amplifier to be bypassed. When bit 3 of CONFIG is high, SELRAW=0 and SELAMP=1, which causes the amplifier to be utilized.

The gain of the amplifier is determined by bits 0 through 2 of the CONFIG system register, with bit 2 the most significant bit. The gain may be set to any value between 0 and 7. A gain of 0 results in just a DC voltage being output- a gain of 0 is thus meaningless- but it will not hurt the chip to use this gain. Other gains between 1 and 7 indicate the integer gain over what is obtained when the amplifier is bypassed.

The use of a gain of 1 thus does not provide any gain. However since VREF may still be changed, this allows the voltage level to be shifted. This feature is useful for when the image sensor chip is being operated at a lower voltage.

Recall that the CONFIG system register also controls the CVDDA signal which turns on the chip bias generators. If using the pixel amplifier, the value of CONFIG must be set to 8+16+gain or simply 24+gain. The "8" turns on SELRAW while the "16" turns on the bias generators.

In order to bypass the pixel amplifier, simply set CONFIG to 16.



The pixel amplifier may be operated as follows. For setting up, first ensure that bit 3 of CONFIG is high, and that bits 0 through 2 of CONFIG contain the desired gain. Then set the VREF voltage to the desired amount. Some experimentation of VREF and the gain may be needed.

Once the amplifier is set up, select the desired pixel using the ROWSEL and COLSEL system registers. Then raise digital input signal INPHI to a digital high. Hold INPHI high for a period of t_1 , nominally one or several microseconds. Lower INPHI to a digital low. Wait for a period of t_2 , nominally one or several microseconds. The chip output ANALOG will contain the resulting analog voltage.


8. Operation of individual components:

This section discusses the operation of individual components and modules of the chip. The instructions and commands are presented below in the general order of operation for a sample application, and with increased functionality towards the end of this section.

8.1 Sending commands to the chip:

The four digital input signals RESP, INCP, RESV, and INCV are used to configure chip system registers. All configurations may be performed by pulsing these four signals in proper sequence. The figure below shows a behavioral model of these registers. The resting state for these four signals is digital low (GND). The active state is digital high (VDD). When we refer to one of these four signals as being "pulsed", we mean that the signal is pulsed high, e.g. raised from digital low to digital high, held high for a small duration (nominally a few hundred nanoseconds), and lowered back to digital low.

Two rules should be followed when pulsing these four signals. First, always return the signal back to digital low before doing anything else. Second, do not pulse more than one signal at a time. No more than one of these signals should be a digital high at any one time or the chip may behave in strange ways.



The four signals RESP, INCP, RESV, and INCV can be thought of as follows:

RESP = "Reset Pointer"

INCP = "Increment Pointer"

RESV = "Reset Value" (e.g. reset active register)

INCV = "Increment Value" (e.g. increment active register)

There are a total of eight system registers, numbered from 0 to 7. More commonly used system registers are given a lower number. The POINTER register determines which of the system registers are active at any one time. When signal RESP is pulsed, the POINTER register is reset to value "0". This

causes the COLSEL register (register 0) to be active. When signal INCP is pulsed, the POINTER register increments in value. This will activate a different system register. For example, to make the system register HSW (register 3) active, first pulse RESP and then pulse INCP three times.

When a system register is active, it may be similarly reset or incremented using the RESV and INCV signals. Pulsing the RESV signal will reset the active system register to zero. Pulsing the INCV signal will increment the active system register by one.

For example, if we want to set system register ROWSEL to 10, we could do the following steps:

- Step 1: Pulse RESP (to reset POINTER)
- Step 2: Pulse INCP once (to make ROWSEL active)
- Step 3: Pulse RESV (to reset ROWSEL to zero)
- Step 4: Pulse INCV 10 times (to set ROWSEL to 10)

Note that if a system register is not active, and then later made active, it is not necessary to reset that system register before setting it to a new value. It will hold its current value until you reset it or increment it. For example, suppose COLSEL is currently set to 20, and then the currently active system register is ROWSEL. If you want to increment COLSEL to 22, you only need to first pulse RESP to reset POINTER and make COLSEL active, and then pulse INCV twice to increase COLSEL from 20 to 22.

The POINTER register holds its value in a similar manner. For example, suppose POINTER=3 which makes HSW the active system register, and you want to adjust the VREF register (to set the VREF bias). You could first pulse INCP to increment POINTER and make VREF active, and then operate RESV and/or INCV as need to select the new value of VREF.

8.2 Turning on the chip:

The following steps are recommended to configure the chip on power-up:

Step 1: Configure the biases

Set NBIAS and AOBIAS to their respective values. For 5V operation we recommend experimenting with values between 55 and 60 for both of these.

Step 2: Set binning switches (Stonyman only)

If binning WILL NOT be used, then clear the VSW and HSW registers. If binning WILL be used, then set VSW and HSW to their desired values.

Step 3: Configure

If the amplifier WILL NOT be used, then set CONFIG to the following value:

CONFIG = 16

This configures the pixel amplifier to be bypassed. The "16" connects the VDD and VDDA signals, which turn on the chip.

If the amplifier WILL be used, then set CONFIG to the following value:

CONFIG = Gain + 8 + 16

The value "Gain" must be between 1 and 7 and selects the gain of the amplifier. (It is possible to set the gain to "0" but the result is literally what one would expect...) The value "8" configures the pixel amplifier to be used (e.g. not bypassed). The "16" connects the VDD and VDDA signals, which turn on the chip.

8.3 Reading pixels from the chip

To read a pixel from the chip, generally you perform the following:

Step 1: Select row and column by setting ROWSEL and COLSEL registers to their proper values.

Note that you do not need to reset and set both of these registers every time you grab a pixel.

For example, if you are currently reading out a row of pixels, and if the COLSEL system register is selected, then you only need pulse the INCV signal to advance to the next column pixel in the row.

Step 2: Operate Amplifier. (Skip this step if amplifier is not being used e.g is bypassed)

Set INPHI = high

Delay (empirically determined, about a microsecond)

Set INPHI = low

Step 3: Read pixel

First delay a small amount (empirically determined, start with a couple microseconds) and then digitize the analog signal at ANALOG.

8.4 Bias generators:

The bias generators are configured by setting the corresponding system register to the proper value between 0 and 63. The relationship between system register value and bias voltage is negative, with value 0 producing the highest bias potential and 63 the lowest bias potential. For operation at about 5V, the following bias settings are recommended:

NBIAS: Between 55 and 60

AOBIAS: Between 55 and 60

VREF: Between 40 and 55 (some trial and error needed). Note that VREF is not used if the amplifier is bypassed.

Note that the bias generators need to be "turned on" by setting bits 4 and 5 of the CONFIG system register respectively to 1 and 0. This may be performed by ensuring that when CONFIG is set, it is set to the value (16+8 +gain) if the amplifier is being used, or simply 16 if the amplifier is not being used.

8.5 Pixel binning to form superpixels (Stonyman chip only):

This section applies to the Stonyman chip only.

The above examples assume that a Stonyman chip is being read out at raw resolution. By setting the VSW and HSW system registers, it is possible to close the vsw and hsw switches in the focal plane pixel circuits according to a specified pattern. The VSW and HSW command each specify an 8-bit pattern that is repeated across the corresponding direction.

The HSW register is used to close "horizontal" switches. Setting HSW to binary pattern 00000001, for example, closes the hsw switches between columns 0 and 1, between columns 8 and 9, between columns 16 and 17, and so on. Binary pattern 10000000 closes the hsw switches between columns 7 and 8, 15 and 16, and so on. Note that the least significant bit of HSW closes the hsw switches between the left-most columns.

The VSW register is similarly used to close the "vertical" switches. Setting VSW to binary pattern 0000001 closes the vsw switches between rows 0 and 1, between rows 8 and 9, and so on. Binary pattern 00000010 closes the vsw switches between rows 1 and 2, between 9 and 10, and so on. Binary pattern 10000000 closes the vsw switches between rows 7 and 8, rows 15 and 16, and so on. Note that the least significant bit of VSW closes the vsw switches between the top-most rows.

To configure the focal plane to bin the pixels into 2x2 blocks, one would set the HSW and VSW system registers as follows:

Set HSW = 01010101 Set VSW = 01010101

The above system registers would only need to be set once. Each of these 2x2 blocks may be referred to as a "superpixel". To configure the focal plane to bin the pixels into 4x4 blocks, one would similarly set HSW and VSW as follows:

Set HSW = 01110111 Set VSW = 01110111

Finally, to configure the focal plane to bin the pixels into 8x8 blocks, one would need to set these system registers as follows:

Set HSW = 01111111 Set VSW = 01111111

Note that it is possible to bin the pixels by different amounts in each direction. Thus it is possible to bin the pixels into MxN blocks, where M and N may be 1, 2, 4, or 8. This allows the formation of rectangular superpixels, for example by enabling binning along one axis and not using binning along the other. It is also possible to short out entire rows or columns across the entire focal plane by setting the appropriate VSW or HSW system register to 11111111.

Once the pixels have been binned, operating the focal plane and reading out the pixels may be performed as above. The difference is that it is only necessary to digitize one pixel value from each block. For example, if VSW and HSW are set to bin the array into 8x8 blocks of superpixels, then only every eighth row and pixel needs to be read out. This can speed up the acquisition of a frame by 8x8=64.

Notes:

- 1) It should be obvious from prior examples, but we state it here: setting VSW and HSW to all zeros will turn off binning.
- 2) When binning, it is preferable to read out the same pixel from each block frame after frame. This is because the fixed pattern noise is partially dependent on which readout transistor (transistor M2) and which column bias transistor (transistor MC) is being used. Thus using the same pixel every time keeps this fixed pattern noise constant.
- 3) It is possible to use a different binning for each frame. Once the VSW and HSW arrays are changed a delay may be necessary to let the pixel circuits settle to the new values. This delay time will be shorter in brighter environments. At the current time we have not yet measured the delay necessary for each intensity level. In linear response mode, the act of resetting pixels is already part of the readout process so no new steps will need to be taken.
- 4) Binned pixel values may be amplified by the amplifier in the same manner as amplifying raw pixels.

8.6 Recommended bias and amplifier settings at various voltages

[to be filled in]

8.7 Comments on Fixed Pattern Noise (FPN):

Fixed pattern noise (FPN) is inherent in all image sensor circuits. FPN refers to offsets between identically drawn pixel circuits that result from process variations. FPN manifests itself as a noise-like pattern that appears when an image sensor is provided with a uniform intensity. Ideally fixed pattern noise is measured once and then stored in memory. Then when a new frame is acquired, the stored FPN image is subtracted from the acquired image to produce a clean image.

Unfortunately, FPN is a function of pixel mode, amplification type (raw or amplified, including amount of gain used), operating voltage, and binning methods. A different FPN mask will need to be acquired for each of these permutations.

9. Register List:

Below is a list of the eight registers and their meaning.

Register #	Name	Function	
0	COLSEL	Column Select	
		Stonyman: bits 6 to 0 select the column	
		Hawksbill: bits 7 to 0 select the column	
1	ROWSEL	Row Select	
		Stonyman: bits 6 to 0 select the row	
		Hawksbill (ASA format): bit 0 selects ASA value "a", bits 7 through 1 select ASA value "r"	
		Hawksbill (2D format): bits 7 to 0 select the row	
2	VSW	Vertical switches (Stonyman Only)	
		Bits 0 to 7 determine respectively signals VSW0 to VSW7	
3	HSW	Horizontal switches (Stonyman Only)	
		Bits 0 to 7 determine respectively signals HSW0 to HSW7	
4	VREF	Reference voltage. 0 = highest voltage, 63 = lowest.	
5	CONFIG	Configuration Register	
		NOTE: This is the only "complicated" register that supports multiple functions	
		Bits 2 to 0 determine amplifier gain	
		Bit 3 determines whether amplifier is used: 1 mean use amplifier, 0 means bypass	
		Bits 5 and 4 operate CVDDA. To connect power signal VDD to VDDA, and thus turn the chip on, set bit 4 to 1 and bit 5 to 0	
		If the value of this register is changed, all three variables must be selected properly for the chip to operate.	
6	NBIAS	NBIAS voltage. 0 = highest voltage, 63 = lowest.	
7	AOBIAS	AOBIAS voltage. 0 = highest voltage, 63 = lowest.	

10. Sample Instruction Sequences: We will add this section in future versions based on questions from initial users.				

Erreta / Version Changes:

Version 0.0, August 10, 2011: Pre-release working document

Version 0.1, August 10, 2011: Pre-release working document

* Added Sections 3 and 8.1

Version 0.2, October 5, 2011: Pre-release working document

* Added additional material

Version 0.3, November 4, 2011: Pre-release working document

* Clarified operation of pixel amplifier

Disclaimer:

The information in this document is provided in connection with Centeye products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Centeye products. EXCEPT AS SET FORTH IN CENTEYE'S TERMS AND CONDITIONS OF SALE, CENTEYE ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL CENTEYE BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF CENTEYE HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Centeye makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Centeye does not make any commitment to update the information contained herein. Centeye's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.