

Using the Chip Support Register Configuration Macros

Platform Support Group

ABSTRACT

This document describes the Chip Support Register Configuration files provided for some Digital Media Processors (DMPs). This layer provides low-level register and bit field descriptions for the device and its peripherals, and a set of macros for basic register configuration. It may be used as a foundation for building complex drivers or on its own to perform register configuration and check peripheral status.

Contents

| 1 | Overview | of the Chip Support Register Configuration Layer | |
|---|-----------------|--|----|
| | 1.1 | Chip Support Register Configuration File Structure | |
| | 1.2 | Common File Attributes | (|
| | 1.3 | Peripheral-Specific File Attributes | |
| | 1.3.1 | Register Overlay Structure | |
| | | Field Definitions | |
| | 1.3.3 | Bit Field Definition Example | 6 |
| 2 | Macro Reference | | |
| 3 | Examples | | 10 |
| | 3.1 | EMIFB Example | 10 |
| | 3.2 | PLLC Example | 17 |
| | 3.3 | GPIO Example | 20 |
| 4 | Reference | · | |

1 Overview of the Chip Support Register Configuration Layer

The Chip Support Register Configuration files provide register configuration support for each of the peripheral modules on selected Digital Media Processor (DMPs) through a set of C header files delivered in the Platform Support Package (PSP). Module-specific files provide register and bit field descriptions for a given peripheral, and a common file provides macros to read and modify hardware registers. Other common and system files provide for other device-specific definitions. See Table 1 for a list of supported devices.


| Family | Devices | Delivery Mechanism |
|----------|----------|---------------------------|
| OMAPL138 | OMAPL138 | DSP/BIOS PSP for OMAPL138 |

Table 1. Chip Support Register Configuration Layer Supported Devices

1.1 Chip Support Register Configuration File Structure

The Chip Support Register Configuration files are made up of three types of header files: common files, system files, and peripheral-specific files. These files are summarized in Table 2 and in the figure below.

The Chip Support Register Configuration files are delivered in a Platform Support Package (PSP), in the directory ti/psp/cslr.



Chip Support Register Configuration File Structure

Common files are independent of a device or family, and independent of any specific registers. These define standard data types or macros. System files are specific to the device. They define peripheral instances, version information, error types, interrupt event IDs, interrupt routines, DMA channel structure, and they provide data types which may be specific to the device family.

In addition, each peripheral or module type is supported by a register configuration layer header file, which contains a register overlay structure and field definitions. The naming convention for peripheral-specific header files is cslr_<per>,h, where <per> is the abbreviation for the peripheral. For example, cslr_gpio.h is the header file for the GPIO peripheral.

Note: Some peripherals are made up of multiple header file components. For example ethernet peripheral has multiple subcomponents and each of them would have CSLR file.

A system-level register layer header file named cslr_sysctl.h contains the register overlay structure and field definitions for the system module registers used for device configuration. This file also includes control registers for the timer, EDMA transfer controller and DDR2 memory controller. The other registers for these peripherals are supported in their respective peripheral header files. The memory map for the system module registers is summarized in the device datasheet.

The user need only include the peripheral header files and common header files required for the application.

| File Name | File Type | Description |
|---------------------|------------|---|
| csl.h | Common | System initialization function. |
| cslr.h | Common | Macros for register and bit field manipulation. |
| tistdtypes.h | Common | Standard data types common to TI software products. |
| soc.h | Device | Peripheral instance definitions, peripheral base addresses, and other definitions common to the device, such as interrupt event IDs and DMA channel parameters. |
| csl_types.h | Device | Additional data types. |
| csl_error.h | Device | Global and peripheral-specific error codes. |
| csl_version.h | Device | CSL version and device ID strings. |
| cslr_ <per>.h</per> | Peripheral | Peripheral or module-specific header files, where <i><per></per></i> is the abbreviation for the peripheral. |

Table 2. Chip Support Register Configuration Files

Key attributes of some of these files are described in more detail in the sections that follow.

1.2 Common File Attributes

The Chip Support Register Configuration layer defines eight macros in the file cslr.h. These macros allow the programmer to create, read, or write bit fields within a register. There are three different types of services: field make, field extract, and field insert. The macros summarized in Table 3 are described in detail in section 2.

| Macro | Brief Description | Page |
|----------|-------------------|------|
| CSL_FMK | Field Make | 7 |
| CSL_FMKT | Field Make Token | 7 |
| CSL_FMKR | Field Make Raw | 7 |

| CSL_FEXT | Field Extract | 8 |
|-----------|--------------------|---|
| CSL_FEXTR | Field Extract Raw | 8 |
| CSL_FINS | Field Insert | 8 |
| CSL_FINST | Field Insert Token | 9 |
| CSL_FINSR | Field Insert Raw | 9 |

Table 3. Register Configuration Macros in cslr.h

Field make macros are used to create a register value from given input, and are written to the hardware register with the pointer to the register member in the Register Overlay Structure. Field make macros may be combined with OR operations in order to modify more than one field or the entire register. Unlike the field make macros, the field insert macros pass the register pointer as an argument, thus modify the specified register directly. Field extract macros read the register and return the value right-justified.

Raw macros provide the flexibility to modify or read one, multiple, or partial bit fields, because they designate the range of affected bits by location.

For macros that pass field name as an argument, the format for field name described in section 1.3.2 applies.

1.3 Peripheral-Specific File Attributes

1.3.1 Register Overlay Structure

The register overlay structure is defined for each peripheral in its register configuration layer header file, named cslr_<per>.h, where <per> is the abbreviation for the peripheral. The register overlay structure defines peripheral hardware registers, matching the hardware memory in sequence and register offset.

The naming convention of the register overlay structure type is CSL_<*Per>*Regs, where <*Per>* is the abbreviated peripheral type. The pointer type for the register overlay structure has the convention *CSL_<*Per>*RegsOvly. For example, the register overlay structure type for a Host Port Interface (HPI) is CSL_HpiRegs, and the pointer is *CSL_HpiRegsOvly.

By assigning the base address of the peripheral instance to the structure pointer, the structure members can be used to access the peripheral registers.

The format of the register overlay structure is as follows:

```
typedef struct {
   volatile Uint32 REGISTER_1;
   volatile Uint32 REGISTER_2;
   :
   volatile Uint32 REGISTER_N;
} CSL_<Per>Regs;
```

The format of the register overlay structure pointer type definition is as follows:

```
typedef volatile CSL_<Per>Regs *CSL_<Per>RegsOvly;
```

As an example, here are the register overlay structure and the pointer type definition from the file cslr_uart.h:

```
/************************
* Register Overlay Structure
typedef struct {
  volatile Uint32 RBR;
  volatile Uint32 IER;
  volatile Uint32 IIR;
  volatile Uint32 LCR;
  volatile Uint32 MCR;
  volatile Uint32 LSR;
  volatile Uint32 MSR;
  volatile Uint32 SCR;
  volatile Uint32 DLL;
  volatile Uint32 DLH;
  volatile Uint32 REVID1;
  volatile Uint32 REVID2;
  volatile Uint32 PWREMU MGMT;
  volatile Uint32 MDR;
} CSL UartRegs;
/***************************
* Overlay structure typedef definition
typedef volatile CSL_UartRegs
                           *CSL UartRegsOvly;
```

1.3.2 Field Definitions

The register configuration layer header file for each peripheral also contains definitions for field mask and shift values and hardware reset values for registers and bit fields.

The naming convention for these constants is:

CSL_<PER>_<REG>_<FIELD>_<ACTION>, where <PER> is the peripheral name, <REG> is the register name, <FIELD> is the name of the bit field. <ACTION> stands for MASK, SHIFT, RESETVAL, or a constant token value.

The *PER* – *REG* – *FIELD* portion of the constants represents the field name. This is important to the explanation of register configuration macros in section 2.

1.3.3 Bit Field Definition Example

In the UART Line Status Register, consider the member bit fields, RXFIFOE, TEMT and THRE The register configuration header file cslr_uart.h provides the following definitions relevant to this register:

```
/* LSR */
#define CSL UART LSR RXFIFOE MASK (0x00000080u)
#define CSL UART LSR RXFIFOE SHIFT (0x0000007u)
#define CSL UART LSR RXFIFOE RESETVAL (0x00000000u)
/*---RXFIFOE Tokens----*/
#define CSL UART LSR RXFIFOE NOERROR (0x00000000u)
#define CSL UART LSR RXFIFOE ERROR (0x00000001u)
#define CSL UART LSR TEMT MASK (0x00000040u)
#define CSL_UART_LSR_TEMT_SHIFT (0x00000006u)
#define CSL_UART_LSR_TEMT_RESETVAL (0x0000001u)
/*---TEMT Tokens---*/
#define CSL_UART_LSR_TEMT_FULL (0x00000000u)
#define CSL UART LSR TEMT EMPTY (0x0000001u)
#define CSL UART LSR THRE MASK (0x00000020u)
#define CSL UART LSR THRE SHIFT (0x0000005u)
#define CSL UART LSR THRE RESETVAL (0x0000001u)
```

The field names for the RXFIFOE, TEMT and THRE fields are UART_LSR_RXFIFOE, UART_LSR_TEMT and UART_LSR_THRE, respectively.

The configuration file also defines tokens. For example, tokens for checking if Transmit Holding Register is empty or contains data via, CSL_UART_LSR_TEMT_FULL or CSL_UART_LSR_TEMT_FULL respectively.

2 Macro Reference

CSL_FMK Field Make

Macro CSL_FMK (field, val)

Arguments field Field name, in the format <PER_REG_FIELD>

val Value

Return Value Uint32

Description Shifts and AND masks absolute value (val) to specified field location. The

result can then be written to the register using the register handle.

Evaluation ((val) << CSL ##PER REG FIELD## SHIFT) &

CSL ##PER REG FIELD## MASK

Example To set the Watchdog Timer Enable Bit (WDEN) in the Watchdog Timer

Control Register (WDTCR) to ENABLE (1):

tmrRegs->WDTCR |= CSL_FMK (TMR_WDTCR_WDEN, 1);

CSL FMKT Field Make Token

Macro CSL_FMKT (field, token)

Arguments field Field name, in the format <PER_REG_FIELD>

token Token

Return Value Uint32

Description Shifts and AND masks predefined symbolic constant (token) to specified

field location (field). The result can then be written to the register using the

register handle.

Evaluation CSL_FMK(PER_REG_FIELD, CSL_##PER_REG_FIELD##_##TOKEN)

Example To set the Watchdog Timer Enable Bit (WDEN) in the Watchdog Timer

Control Register (WDTCR) to ENABLE (1):

tmrRegs->WDTCR |= CSL FMKT (TMR WDTCR WDEN, ENABLE);

CSL_FMKR Field Make Raw

Macro CSL_FMKR (msb, lsb, val)

Arguments msb Most significant bit of field

lsb Least significant bit of field

val Value

Return Value Uint32

Description Shifts and AND masks absolute value (val) to specified field location,

specified by raw bit positions representing the most and least significant bits of the field (msb, lsb). The result can then be written to the register using the

register handle.

Evaluation ((val) & ((1 << ((msb) - (lsb) + 1)) - 1)) << (lsb)

Example To set the Watchdog Timer Enable Bit (WDEN) in the Watchdog Timer

Control Register (WDTCR) to ENABLE (1):

tmrRegs->WDTCR |= CSL FMKR (14, 14, 1);

CSL FEXT Field Extract

Macro CSL_FEXT (reg, field)

Arguments reg Register

field Field name, in the format <PER REG FIELD>

Return Value Uint32

Description Masks bit field (field) of specified register (reg) and right-justifies.

Evaluation ((reg) & CSL ##PER REG FIELD## MASK) >>

CSL ##PER REG FIELD## SHIFT

Example Check Timer Global Control Register (TGCR) to see if Timer 3:4 (TIM34RS)

is in reset:

if ((CSL_FEXT (tmrRegs->TGCR,
TMR TGCR TIM34RS)) == RESET ON)...

CSL_FEXTR Field Extract Raw

Macro CSL_FEXTR (reg, msb, lsb)

Arguments reg Register

msb Most significant bit of field lsb Least significant bit of field

Return Value Uint32

Description Masks bit field of register (reg) as specified by raw bit positions representing

the most and least significant bits of the field (msb, lsb), and right-justifies.

Evaluation ((reg) >> (lsb)) & ((1 << ((msb) - (lsb) + 1)) - 1)

Example Check Timer Global Control Register (TGCR) to see if Timer 1:2 (TIM34RS)

is in reset:

if ((CSL FEXTR (tmrRegs->TGCR, 0, 0)) == RESET ON) ...

CSL FINS Field Insert

Macro CSL_FINS (reg, field, val)

Arguments reg Register

field Field name in the format <PER_REG_FIELD>

val Value

Return Value None

Description Inserts the absolute value (val) at the specified field (field) in the register

(reg). This macro modifies the register.

Evaluation (reg) = ((reg) & ~CSL ##PER REG FIELD## MASK)

| CSL FMK(PER REG FIELD, val)

Example Set the Enable Mode for timer 3:4 (ENAMODE34) in the Timer Control

Register (TCR) to disabled:

CSL FINS (tmrRegs->TCR, TMR TCR ENAMODE34, 0);

CSL_FINST Field Insert Token

Macro CSL_FINST (reg, field, token)

Arguments reg Register

field Field name, in the format <PER REG FIELD>

token Token

Return Value None

Description Inserts predefined symbolic constant (token) at the specified field (field) in

the register (reg). This macro modifies the register.

Evaluation CSL_FINS((reg), PER_REG_FIELD,

CSL ##PER REG FIELD## ##TOKEN)

Example Set the Enable Mode for timer 3:4 (ENAMODE34) in the Timer Control

Register (TCR) to disabled:

CSL FINST (tmrRegs->TCR, TMR TCR ENAMODE34, DISABLED);

CSL_FINSR Field Insert Raw

Macro CSL_FINSR (reg, msb, lsb, val)

Arguments reg Register

msb Most significant bit of field lsb Least significant bit of field

val Value

Return Value None

Description Inserts the absolute value (val) in bit field of register (reg), as specified by

raw bit positions representing the most and least significant bits of the field

(msb, lsb). This macro modifies the register.

Evaluation (reg) = ((reg) & (((1 << ((msb) - (1sb) +1)) -1) << (1sb)))

| CSL FMKR (msb, lsb, val)

Example Set the Enable Mode for timer 3:4 (ENAMODE34) in the Timer Control

Register (TCR) to disabled:

CSL FINSR (tmrRegs->TCR, 23, 22, 0);

3 Examples

This section contains usage examples for the Chip Support Register Configuration Macros. The Platform Support Package (PSP) also provides working examples in the *ti/psp/cslr/<evm>/examples* directory.

3.1 EMIFB Example

This example performs the following steps:

- 1. Enables the DDR2 module
- 2. Sets up the hardware to default values and Normal Mode
- 3. Writes the Invalid values into DDR2 area to over write the previous values
- 4. Writes valid data
- 5. Does the data comparison to ensure the written data is proper or not
- 6. Displays the messages based on step 5

```
#include <ti/pspiom/cslr/csl types.h>
#include <ti/pspiom/cslr/soc_OMAPL138.h>
#include <ti/pspiom/cslr/cslr ddr2 mddr.h>
#include <ti/pspiom/cslr/cslr syscfg0 OMAPL138.h>
#include <ti/pspiom/cslr/cslr syscfg1 OMAPL138.h>
#include <ti/pspiom/cslr/cslr psc OMAPL138.h>
#include <stdio.h>
CSL_Ddr2_MddrRegsOvly ddrRegs = (CSL_Ddr2_MddrRegsOvly)CSL_DDR2_0_CTRL_REGS;
CSL_SyscfgRegsOvly sysORegs = (CSL_SyscfgRegsOvly)CSL_SYSCFG_0_REGS;
CSL_Syscfg1RegsOvly sys1Regs = (CSL_Syscfg1RegsOvly)CSL_SYSCFG_1_REGS;
CSL_PscRegsOvly psc1Regs = (CSL_PscRegsOvly)CSL_PSC_1_REGS;
/* DDR Base address */
Uint32 ddr base;
/* DDR size */
Uint32 ddr size;
/* Function to test SDRAM read write */
int ddrTest( void );
/* Function to initialize DDR2/MDDR */
int ddrInit( void );
/* Function to configure SDRAM */
int configDdr( void );
/* Function for testing invalid SDRAM address range */
Uint32 meminvaddr32( Uint32 , Uint32 );
/* Function for testing valid SDRAM address range */
Uint32 memaddr32( Uint32 , Uint32 );
```

```
/* Function for filling an SDRAM address range */
Uint32 memfill32( Uint32 , Uint32 , Uint32 );
/* Generic delay function */
void delay(Uint32 delayCount);
int main( void )
   int result = 0;
   /* Intialize EMIF */
   result = ddrInit();
   if(result < 0)
       printf("ddrInit Initialization failed\n");
       return result;
    }
   else
       printf("ddrInit Initialization success\n");
   /* Configure SDRAM */
   result = configDdr();
   if(result < 0)</pre>
       printf("DDR Configuration test failed\n");
       return result;
   else
    {
       printf("DDR Configuration success\n");
    /* Run SDRAM write/read test */
   result = ddrTest();
   if(result != 0)
       printf("DDR Read/Write example test failed\n");
       return result;
    }
   else
       printf("DDR Read/Write example test success\n");
   return 0;
int ddrInit( void )
   volatile int timeoutCount = 10240;
   int result = 0;
   sys0Regs->KICK0R = 0x83e70b13; // Kick0 register + data (unlock)
   sys0Regs->KICK1R = 0x95a4f1e0; // Kick1 register + data (unlock)
   sys0Regs->CFGCHIP3 \mid = ((0 << 7) & 0x00000080);
    /* Bring the DDR2/MDDR module out of reset */
```

```
// deassert local PSC reset and set NEXT state to ENABLE
psc1Regs->MDCTL[CSL PSC DDR2 MDDR] = CSL FMKT( PSC MDCTL NEXT, ENABLE )
                           | CSL FMKT( PSC MDCTL LRST, DEASSERT );
// move EMIFB PSC to Next state
psc1Regs->PTCMD = CSL_FMKT( PSC_PTCMD_GOO, SET );
// wait for transition
while ( ( CSL FEXT( psc1Regs->MDSTAT[CSL PSC DDR2 MDDR], PSC MDSTAT STATE )
         != CSL PSC MDSTAT STATE ENABLE ) && (timeoutCount > 0) )
   timeoutCount--;
if(timeoutCount == 0)
   printf("EMIFB module power up timed out\n");
   result= -1;
if(0 == result)
   timeoutCount = 100;
                                                                           */
    /* If power down bit is set then enable it
   if(CSL SYSCFG1 VTPIO CTL POWERDN MASK == \
       (sys1Regs->VTPIO CTL & CSL SYSCFG1 VTPIO CTL POWERDN MASK))
        /* Enable power down
                                                                            * /
        sys1Regs->VTPIO CTL |= (CSL SYSCFG1 VTPIO CTL IOPWRDN MASK);
                                                                           */
        /* Enable power up
        sys1Regs->VTPIO CTL &= ~(CSL SYSCFG1 VTPIO CTL POWERDN MASK);
        /\star Pulse the CLKRZ bit to enable caliberation
                                                                           */
        sys1Regs->VTPIO CTL |= (CSL SYSCFG1 VTPIO CTL CLKRZ MASK);/* Set
                                                                           */
        sys1Regs->VTPIO CTL &= ~(CSL SYSCFG1 VTPIO CTL CLKRZ MASK);/*Clear*/
        delay(10);/* CLKRZ should be low atleast for 2ns
                                                                           */
        sys1Regs->VTPIO_CTL |= (CSL_SYSCFG1_VTPIO_CTL_CLKRZ MASK); /*Set
                                                                           */
        /\star Polling READY bit to see when VTP calibration is done
                                                                           */
        while((CSL SYSCFG1 VTPIO CTL READY MASK !=
               (sys1Regs->VTPIO CTL & CSL SYSCFG1 VTPIO CTL READY MASK))
               && (timeoutCount > 0))
            printf("\nWaiting for VTP to be ready");
            delay(100);
            timeoutCount--;
        if(timeoutCount == 0)
            printf("\nFailed to complete VTP calibration");
            result= -1;
        if(0 == result)
            /* Set LOCK bit for static mode
                                                                           */
            sys1Regs->VTPIO CTL |= CSL SYSCFG1 VTPIO CTL LOCK MASK;
                                                                            * /
            /* Set PWRSAVE bit to save power
            sys1Regs->VTPIO CTL |= CSL SYSCFG1 VTPIO CTL PWRSAVE MASK;
```

```
}
    return result:
int configDdr (void )
    /* Read latency
    ddrRegs->DRPYC1R = /*0xC4;*/((4 << CSL DDR2 MDDR DRPYC1R RL SHIFT)
                         (CSL DDR2 MDDR DRPYC1R PWRDNEN PWREN <<
CSL DDR2 MDDR DRPYC1R PWRDNEN SHIFT) |
                         (CSL DDR2 MDDR DRPYC1R EXT STRBEN EXT STRB <<
CSL DDR2 MDDR DRPYC1R EXT STRBEN SHIFT));
    /* Pagesize = 2*/
    ddrRegs->SDCR = ((CSL DDR2 MDDR SDCR PAGESIZE 1024WORD <<
                      CSL DDR2 MDDR SDCR PAGESIZE SHIFT)
                      (CSL DDR2 MDDR SDCR IBANK FOUR <<
                      CSL DDR2 MDDR SDCR IBANK SHIFT)
                      (CSL DDR2 MDDR SDCR CL THREE <<
                      CSL DDR2 MDDR SDCR CL SHIFT)
                      (CSL DDR2 MDDR SDCR NM 16BIT <<
                      CSL DDR2 MDDR SDCR NM SHIFT)
                      (CSL DDR2 MDDR SDCR TIMUNLOCK SET <<
                      CSL DDR2 MDDR SDCR TIMUNLOCK SHIFT)
                      (CSL_DDR2_MDDR_SDCR_SDRAMEN SDR EN <<
                      CSL DDR2 MDDR SDCR SDRAMEN SHIFT)
                      (CSL_DDR2_MDDR_SDCR_DDREN_DDR_EN <<
                      CSL_DDR2_MDDR_SDCR_DDREN_SHIFT)
                     (CSL_DDR2_MDDR_SDCR_DDR2EN_DDR2_EN << CSL_DDR2_MDDR_SDCR_DDR2EN_SHIFT)
                      (CSL DDR2 MDDR SDCR BOOTUNLOCK CHANGE <<
                      CSL DDR2 MDDR SDCR BOOTUNLOCK SHIFT)
                      (CSL_DDR2_MDDR_SDCR_IBANK_POS_DDR_ADDR_SCHM <<
                      CSL DDR2 MDDR SDCR IBANK POS SHIFT) |
                      (1 << CSL DDR2 MDDR SDCR DDR2TERM1 SHIFT));
    /* Enable DDR */
    ddrRegs->SDCR = ((ddrRegs->SDCR & ~CSL DDR2 MDDR SDCR DDR2EN MASK)
                       (CSL DDR2 MDDR SDCR DDR2EN DDR2 EN <<
                       CSL_DDR2_MDDR_SDCR_DDR2EN_SHIFT));
    /* Enable MDDR */
    ddrRegs->SDCR = ((ddrRegs->SDCR & (~CSL DDR2 MDDR SDCR BOOTUNLOCK MASK &
                      ~CSL DDR2 MDDR SDCR DDR2EN MASK )) |
                      (CSL DDR2 MDDR SDCR MSDRAMEN MSDR EN <<
                      CSL DDR2 MDDR SDCR MSDRAMEN SHIFT));
    /* Configure timing
    ddrRegs->SDTIMR1 = ((1 << CSL DDR2 MDDR SDTIMR1 T WTR SHIFT)
                         (1 << CSL DDR2 MDDR SDTIMR1 T RRD SHIFT)
                         (10 << CSL DDR2 MDDR SDTIMR1 T RC SHIFT)
                         (7 << CSL DDR2_MDDR_SDTIMR1_T_RAS_SHIFT)
                         (2 << CSL DDR2 MDDR SDTIMR1 T WR SHIFT)
                         (2 << CSL DDR2 MDDR SDTIMR1 T RCD SHIFT)
```

```
(2 << CSL DDR2 MDDR SDTIMR1 T RP SHIFT)
                    (16 << CSL DDR2 MDDR SDTIMR1 T RFC SHIFT));
ddrRegs->SDTIMR2 = ((0 << CSL_DDR2_MDDR_SDTIMR2_T_CKE_SHIFT)</pre>
                    (1 << CSL_DDR2_MDDR_SDTIMR2_T_RTP_SHIFT)
                    (199 << CSL_DDR2_MDDR_SDTIMR2_T_XSRD_SHIFT)
                    (21 << CSL DDR2 MDDR SDTIMR2 T XSNR SHIFT));
/* Lock timer control registers
                                                                           * /
ddrRegs->SDCR &= (~CSL_DDR2_MDDR_SDCR_TIMUNLOCK_MASK);
/* 4 banks refresh and 9 rows
                                                                           * /
ddrRegs->SDCR2 = ((CSL DDR2 MDDR SDCR2 ROWSIZE 9ROW <<
                   CSL DDR2 MDDR SDCR2 ROWSIZE SHIFT) |
                  (CSL_DDR2_MDDR_SDCR2_PASR_4BNK << CSL_DDR2_MDDR_SDCR2 PASR_SHIFT));
                                                                           * /
/* Control refresh rate
ddrRegs->SDRCR = (0x492 << CSL DDR2 MDDR SDRCR RR SHIFT);
/* Set the DDR2 to syncreset, self refresh and enable clkstop
                                                                           */
ddrRegs->SDRCR |= ((CSL DDR2 MDDR SDRCR LPMODEN NO LPMODE <<
                    CSL DDR2 MDDR SDRCR LPMODEN SHIFT) |
                   (CSL DDR2 MDDR SDRCR MCLKSTOPEN MCLKSTOP EN <<
                    CSL DDR2 MDDR SDRCR MCLKSTOPEN SHIFT));
/*SyncReset the Clock
psc1Regs->MDCTL[CSL PSC DDR2 MDDR] =((psc1Regs->MDCTL[CSL PSC DDR2 MDDR] &
                                  ~(CSL PSC MDCTL NEXT MASK))
                                  CSL PSC MDCTL NEXT SYNCRST);
/* Set the transition*/
psc1Regs->PTCMD = (CSL PSC PTCMD GO0 SET << CSL PSC PTCMD GO0 SHIFT);
/* Wait for the transition to complete*/
while ((((psc1Regs->PTSTAT & CSL_PSC_PTSTAT_GOSTATO_MASK) >>
         CSL PSC PTSTAT GOSTATO SHIFT)
         == CSL PSC PTSTAT GOSTATO IN TRANSITION))
{
/* Check for the completion*/
while((psc1Regs->MDSTAT[CSL PSC DDR2 MDDR] & CSL PSC MDSTAT STATE MASK) !=
     CSL PSC MDSTAT STATE SYNCRST)
/*Enable the Clock
psc1Regs->MDCTL[CSL_PSC_DDR2_MDDR] =((psc1Regs->MDCTL[CSL PSC DDR2 MDDR] &
                                 ~(CSL PSC MDCTL NEXT MASK))
                                 CSL PSC MDCTL NEXT ENABLE);
/* Set the transition*/
psc1Regs->PTCMD = (CSL PSC PTCMD GO0 SET << CSL PSC PTCMD GO0 SHIFT);
/* Wait for the transition to complete*/
while ((((psclRegs->PTSTAT & CSL PSC PTSTAT GOSTATO MASK) >>
         CSL PSC PTSTAT GOSTATO SHIFT)
          == CSL PSC PTSTAT GOSTATO IN TRANSITION))
{
/* Check for the completion*/
```

```
while((psc1Regs->MDSTAT[CSL PSC DDR2 MDDR] & CSL PSC MDSTAT STATE MASK) !=
CSL PSC MDSTAT STATE ENABLE)
   {
   }
                                                                               * /
   /* Disable self refresh
   ddrRegs->SDRCR &= ~((CSL DDR2 MDDR SDRCR LPMODEN NO LPMODE <<
CSL_DDR2_MDDR_SDRCR_LPMODEN_SHIFT) |
                      (CSL DDR2 MDDR SDRCR MCLKSTOPEN MCLKSTOP EN <<
CSL DDR2 MDDR SDRCR MCLKSTOPEN SHIFT));
   return 0;
int ddrTest( void )
      Int16 i, errors = 0;
   ddr base = 0xc0004000;
   ddr size = 0x00010000;
   printf( " > Data test (quick) n");
   if ( memfill32( ddr base, ddr size, 0xffffffff ) )
       errors += 1;
   if ( memfill32( ddr_base, ddr_size, 0xAAAAAAA ) )
       errors += 2;
   if ( memfill32 ( ddr base, ddr size, 0x55555555 ) )
       errors += 4;
   if ( memfill32( ddr base, ddr size, 0x00000000 ) )
       errors += 8;
   if (errors)
       printf( "
                       > Error = 0x%x\n", errors );
   ddr base = 0xc0004000;
   ddr_size = 0x03FFC000;
   printf( " > Addr test (quick)\n ");
   for (i = 0; i < 11; i++)
       printf("A%d ", i + 16);
       if ( memaddr32 ( ddr base + (0x10000 << i), 0x10000 ) )
           printf("(X) ");
           errors += 16;
   printf("\n");
   printf( " > Inv addr test (quick) \n ");
   for (i = 0; i < 11; i++)
       printf("A%d ", i + 16);
       if ( meminvaddr32( ddr base + (0x10000 << i), 0x10000 ) )
           printf("(X) ");
           errors += 16;
       }
```

```
printf("\n");
   return errors;
Uint32 meminvaddr32( Uint32 start, Uint32 len )
   Uint32 i;
   Uint32 end = start + len;
   Uint32 errorcount = 0;
   Uint32 *pdata;
   /* Write Pattern */
   pdata = (Uint32 *)start;
   for ( i = start; i < end; i += 4 )
        *pdata++ = ~i;
    /* Read Pattern */
    pdata = (Uint32 *)start;
    for ( i = start; i < end; i += 4 )
       if ( *pdata++ != ~i )
            errorcount++;
           break;
    }
   return errorcount;
Uint32 memaddr32( Uint32 start, Uint32 len )
   Uint32 i;
   Uint32 end = start + len;
   Uint32 errorcount = 0;
   Uint32 *pdata;
    /* Write Pattern */
   pdata = (Uint32 *)start;
    for ( i = start; i < end; i += 16 )
        *pdata++ = i;
        *pdata++ = i + 4;
        *pdata++ = i + 8;
        *pdata++ = i + 12;
    }
    /* Read Pattern */
    pdata = (Uint32 *)start;
    for (i = start; i < end; i += 4)
        if ( *pdata++ != i )
            errorcount++;
           break;
        }
```

```
}
    return errorcount;
Uint32 memfill32 ( Uint32 start, Uint32 len, Uint32 val )
    Uint32 i;
    Uint32 end = start + len;
    Uint32 errorcount = 0;
    Uint32 *pdata;
    /* Write Pattern */
    pdata = (Uint32 *)start;
    for (i = start; i < end; i += 4)
        *pdata++ = val;
    /* Read Pattern */
    pdata = (Uint32 *)start;
for ( i = start; i < end; i += 4 )</pre>
        if ( *pdata++ != val )
            errorcount++;
            break;
    return errorcount;
void delay(Uint32 _delayCount)
    volatile Uint32 delayCount = delayCount;
    while(0 != delayCount)
        delayCount--;
    return;
```

3.2 PLLC Example

The given example describes the delay routine, main routine which calls example routine, actual routine which configures the PLLC.

```
#include <stdio.h>
#include <ti/pspiom/cslr/cslr_pllc.h>
#include <ti/pspiom/cslr/soc_OMAPL138.h>

static void setupPll1(int pll_multiplier);
static int test_pll1();

/* Pointer to register overlay structure */
CSL_PllcRegsOvly pllcRegs = ((CSL_PllcRegsOvly)CSL_PLLC_0_REGS);
```

```
@func sw_wait
  @desc
    This is the delay routine.
void sw wait(int delay)
  volatile int i;
  for(i = 0; i < delay; i++) {
   @func main
    This is the main routine which calls example routine.
int main()
  printf("Configure PLL1 with register layer macros\n");
  printf("Please wait System PLL Initialization is in Progress.....\n");
  return(test_pll1());
@func setupPll1
    This is the actual routine which configures PLLO.
* ------
void setupPll1(int pll multiplier)
  /* Set PLLENSRC '0', PLL Enable(PLLEN) selection is controlled through MMR */
  CSL_FINST(pllcRegs->PLLCTL, PLLC_PLLCTL_PLLENSRC, CLEAR);
  /*Set PLL BYPASS MODE */
  CSL FINST(pllcRegs->PLLCTL, PLLC PLLCTL PLLEN, BYPASS);
  /*wait for some cycles to allow PLLEN mux switches properly to bypass clock*/
  sw_wait(150);
  /* Reset the PLL */
  CSL FINST(pllcRegs->PLLCTL, PLLC PLLCTL PLLRST, ASSERT);
  /*PLL stabilisation time*/
  sw wait(1500);
```

```
/*Program PREDIV Reg, POSTDIV register and OSCDIV1 Reg
   1.predvien_pi is set to '1'
   2.prediv_ratio_lock_pi is set to '1', RATIO field of PREDIV is locked
   3.Set the PLLM Register
   4.Dont program POSTDIV Register
   /* Set PLL Multiplier */
   pllcRegs->PLLM = pll_multiplier;
   /*wait for PLL to Reset properly=>PLL reset Time*/
   sw_wait(128);
   /*Bring PLL out of Reset*/
   CSL FINST(pllcRegs->PLLCTL, PLLC PLLCTL PLLRST, DEASSERT);
   /*Wait for PLL to LOCK atleast 2000 MXI clock or Reference clock cycles*/
   sw_wait(2000);
   /*Enable the PLL Bit of PLLCTL*/
   CSL FINST(pllcRegs->PLLCTL, PLLC PLLCTL PLLEN, PLL);
@func test_pll0
   @desc
    This is the dummy function.
* ------
* /
int test_pll1()
   setupPll1(20);
   printf("PLL1 has been configured\n");
   return(0);
```

3.3 GPIO Example

This example demonstrates the use of GPIO module. This demonstrates the usage by generating interrupt on a GPIO pin by writing data to it. The interrupt vector table for the same is also updated for registering the interrupt function to handle the interrupt from the pin.

```
File: Gpio example.c
/*-----*/
        INLCUDE FILES
#include <std.h>
#include <stdio.h>
#include <c6x.h>
#include <ti/pspiom/cslr/cslr intc.h>
#include <ti/pspiom/cslr/soc OMAPL138.h>
#include <ti/pspiom/cslr/cslr_gpio.h>
#include <ti/pspiom/cslr/cslr_syscfg0_OMAPL138.h>
#include <ti/pspiom/cslr/cslr_psc_OMAPL138.h>
EXTERNAL FUNCTION PROTOTYPES */
/*----*/
extern void intcVectorTable(void);
/*-----*/
   LOCAL FUNCTION PROTOTYPES */
/*-----*/
static void gpioPowerOn(void);
static void GpioStartTest(void);
static void delay(Uint32 count);
volatile Bool intStatus = 0;
static Uint8 count = 0;
      GLOBAL VARIABLES
/* sys config registers overlay
CSL SyscfgRegsOvly sysRegs = (CSL SyscfgRegsOvly)(CSL SYSCFG 0 REGS);
/* Psc register overlay
CSL PscRegsOvly psc1Regs = (CSL PscRegsOvly)(CSL PSC 1 REGS);
/* Gpio register overlay
CSL GpioRegsOvly gpioRegs = (CSL GpioRegsOvly) (CSL GPIO 0 REGS);
/* Interrupt Controller Register Overlay
CSL IntcRegsOvly intcRegs = (CSL IntcRegsOvly)CSL INTC 0 REGS;
/*
                 MACRO DEFINITIONS
                                             * /
/*-----*/
#define GPIOO EVENT 65
#define INT GENERATED FALSE 0x00
```

```
#define INT GENERATED TRUE 0x01
FUNCTION DEFINITIONS
void main (void)
   /* This function will configure an GPIO pin as an interrupt pin
   /* Key to be written to enable the pin mux registers for write
   sysRegs -> KICKOR = 0x83e70b13;
   sysRegs->KICK1R = 0x95A4F1E0;
   /* enable the pinmux for the GPIO bank 0 pin 7
   sysRegs->PINMUX1 = ((CSL SYSCFG PINMUX1 PINMUX1 3 0 GPIO0 7)
                     << (CSL SYSCFG PINMUX1 PINMUX1 3 0 SHIFT));
   /* lock the pinmux registers
   sysRegs->KICKOR = 0x00000000;
   sysRegs->KICK1R = 0x00000000;
   /* first enable the GPIO in the PSC
   gpioPowerOn();
   /* Configure GPI00 7 (GPI00 7 PIN) as an output
   CSL FINS(gpioRegs->BANK[0].DIR,GPIO DIR DIR7,0);
   /* set the GIPO0 7 value to 0
   CSL_FINS(gpioRegs->BANK[0].OUT_DATA,GPIO_OUT_DATA_OUT7,0);
   /* Enable GPIO Bank interrupt for bank 0
   CSL FINST(gpioRegs->BINTEN, GPIO BINTEN ENO, ENABLE);
   /* Configure GPIO(GPIO0_7_PIN) to generate interrupt on rising edge
   CSL FINS (gpioRegs->BANK[0].SET RIS TRIG,
           GPIO SET RIS TRIG SETRIS7,
           CSL GPIO SET_RIS_TRIG_SETRIS_ENABLE);
   /* map GPIO0 event to cpu int4
   CSL FINS(intcRegs->INTMUX1,
           INTC INTMUX1 INTSEL4,
           GPIO0 EVENT);
   /* set ISTP to point to the vector table address
   ISTP = (unsigned int)intcVectorTable;
   /* clear all interrupts, bits 4 thru 15
   ICR = 0xFFF0;
   /* enable the bits for non maskable interrupt and CPUINT4
   IER = 0x12;
   /\star enable interrupts, set GIE bit
   enable interrupts();
   /* set interrupt generated status to false
   intStatus = INT GENERATED FALSE;
   GpioStartTest();
```

```
* \brief
             Function to test the GPIO functionality.
             Will generate a GPIO interrupt by writing to the GPIO outdata
             register
 * \param
             None
 * \return
             None
static void GpioStartTest(void)
    printf("Starting the GPIO testing\n");
    /\star This function will set a GPIO pin to 1 (which is configured earlier) so*
    * an interrupt handler registered previously for that event is invoked */
    while (count <= 5)
        /* set the Bank 0 pin 7 to 1 to generate an interrupt
                                                                                */
        CSL FINS(gpioRegs->BANK[0].OUT DATA, GPIO OUT DATA OUT7,1);
        while (INT GENERATED TRUE != intStatus)
            delay(1000);
        }
        printf("Interrupt generated by Gpio module, Int count %d \n",count);
        intStatus = INT GENERATED FALSE;
        count++;
   printf("GPIO sample application completed\n");
* \brief
             interrupt Handler routine for the GPIO interrupt
 * \param
             None
 * \return
             None
 */
interrupt void gpioInputIsr(void)
    /* The interrupt handler for the GPIO interrupts
                                                                                */
    /\star the interrupt could have been because of any one of the pins in the
     ^{\star} bank 0. Hence we will only check if the pin 7 is generating the
    * interrupt and then reset it and exit.
    if (gpioRegs->BANK[0].INTSTAT & CSL GPIO INTSTAT STAT7 MASK)
        /* reset the interrupt source (so that multiple interrupts dont ccur
        CSL FINS(gpioRegs->BANK[0].OUT DATA, GPIO_OUT_DATA_OUT7,0);
        /* reset the interrupt status register
                                                                                */
        CSL FINS(gpioRegs->BANK[0].INTSTAT,GPIO INTSTAT STAT7,0);
        /* cannot print here hence set the status variable so that that task
         * can print the message
        intStatus = INT GENERATED TRUE;
    }
```

```
\brief
             Function to power on the GPIO module in the power sleep controller.
             None
   \param
  \return
            None
   Note: This function causes the program to abort in case it is unable to
         enable the GPIO module.
* /
static void gpioPowerOn(void)
   volatile Uint32 pscTimeoutCount = 10240u;
   Uint32
                    temp
    /st we will now power on the GPIO module in the PSC.
    * Configure the GPIO Module to Enable state
   psc1Regs->MDCTL[CSL_PSC_GPIO] = ((psc1Regs->MDCTL[CSL_PSC_GPIO]
                                        & 0xFFFFFFE0)
                                     | CSL PSC MDSTAT STATE ENABLE);
                                                                                */
    /* Kick start the Enable Command
   temp = psc1Regs->PTCMD;
    temp = ((temp & CSL PSC PTCMD GOO MASK)
            | (CSL PSC PTCMD GOO SET << CSL PSC PTCMD GOO SHIFT));
   psc1Regs->PTCMD |= temp;
    /* Wait for the power state transition to occur
   while (((psclRegs->PTSTAT & (CSL PSC PTSTAT GOSTAT0 IN TRANSITION)) != 0)
        && (pscTimeoutCount>0))
       pscTimeoutCount--;
    /* Check if PSC state transition timed out
                                                                                * /
   if (0 == pscTimeoutCount)
       printf("GPIO PSC transition to ON state timed out\n");
       exit(0);
    }
   else
       printf("Gpio enabled in PSC\n");
  \brief
             Function to introduce a delay in to the program.
             count [IN] delay count to wait
  \param
            None
  \return
* /
static void delay(Uint32 count)
   volatile Uint32 tempCount = 0;
   for (tempCount = 0; tempCount < count; tempCount++)</pre>
```

```
/* dummy loop to wait for some time */
                                                                                                       */
                                   END OF FILE
/*----*/
File: intvecs.asm
; Global symbols defined here and exported out of this file
    .global _intcVectorTable
    .global _c_int00
    .global _vector1
    .global _vector2
    .global _vector3
    .global _gpioInputIsr
    .global _vector5
    .global _vector7
    .global _vector8
.global _vector9
.global _vector10
.global _vector11
; This is a macro that instantiates one entry in the interrupt service table.
VEC ENTRY .macro addr
     STW B0,*--B15
     MVKL addr, B0
     MVKH addr, B0
     в во
     LDW
             *B15++,B0
     NOP
     NOP
     NOP
    .endm
; This is a dummy interrupt service routine used to initialize the IST.
_vec_dummy:
  в вз
  NOP 5
; This is the actual interrupt service table (IST).
 .sect ".vecs"
 .align 1024
_intcVectorTable:
                                            ; RESET
__intcVectorTable:
_vector0: VEC_ENTRY _c_int00 ;RESET
_vector1: VEC_ENTRY _vec_dummy ;NMI
_vector2: VEC_ENTRY _vec_dummy ;RSVD
_vector3: VEC_ENTRY _vec_dummy ;RSVD
_vector4: VEC_ENTRY _gpioInputIsr ;Interrupt4 ISR
_vector5: VEC_ENTRY _vec_dummy
_vector6: VEC_ENTRY _vec_dummy
_vector7: VEC_ENTRY _vec_dummy
_vector8: VEC_ENTRY _vec_dummy
_vector9: VEC_ENTRY _vec_dummy
_vector9: VEC_ENTRY _vec_dummy
_vector9: VEC_ENTRY _vec_dummy
_vector10: VEC_ENTRY _vec_dummy
_vector11: VEC_ENTRY _vec_dummy
```

4 References

• OMAPL138 System-on-Chip (SoC) Reference Guide