

SERVIÇO PÚBLICO FEDERAL · MINISTÉRIO DA EDUCAÇÃO UNIVERSIDADE FEDERAL DE VIÇOSA · UFV CAMPUS FLORESTAL

TRABALHO PRÁTICO - ISL FASE 1

Grupo 6

MARIA EDUARDA DUARTE LACERDA[5920] ANA CLARA SOARES OLIVEIRA [5896]

1. TABELA DA VERDADE

REP	X16	X8	Х4	X2	X1	ВР	Α	В	С	D	Е	F	G
М	0	0	0	0	0	1	1	0	1	0	1	0	0
Υ	0	0	0	0	1	0	0	1	1	1	0	1	1
v	0	0	0	1	0	0	0	0	1	1	1	0	0
н	0	0	0	1	1	1	0	1	1	0	1	1	1
т	0	0	1	0	0	0	0	0	0	1	1	1	1
0	0	0	1	0	1	1	1	1	1	1	1	1	0
Α	0	0	1	1	0	1	1	1	1	0	1	1	1
S	0	0	1	1	1	0	1	0	1	1	0	1	1
Q	0	1	0	0	0	0	1	1	1	0	0	1	1
w	0	1	0	0	1	1	0	1	0	1	0	1	0
L	0	1	0	1	0	1	0	0	0	1	1	1	0
8	0	1	0	1	1	0	1	1	1	1	1	1	1
D	0	1	1	0	0	1	0	1	1	1	1	0	1
3	0	1	1	0	1	0	1	1	1	1	0	0	1
2	0	1	1	1	0	0	1	1	0	1	1	0	1
E	0	1	1	1	1	1	1	0	0	1	1	1	1
к	1	0	0	0	0	0	0	1	1	0	1	1	1
4	1	0	0	0	1	1	0	1	1	0	0	1	1
R	1	0	0	1	0	1	0	0	0	0	1	0	1
9	1	0	0	1	1	0	1	1	1	1	0	1	1
-	1	1	0	1	0	0	0	0	0	0	0	0	0
-	0	1	0	1	0	1	0	0	0	0	0	0	0
-	0	1	0	1	1	0	0	0	0	0	0	0	0
-	1	1	0	1	1	1	0	0	0	0	0	0	0
-	1	1	1	0	0	0	0	0	0	0	0	0	0
-	0	1	1	0	0	1	0	0	0	0	0	0	0
-	0	1	1	0	1	0	0	0	0	0	0	0	0
-	1	1	1	0	1	1	0	0	0	0	0	0	0
-	0	1	1	1	0	0	0	0	0	0	0	0	0
-	1	1	1	1	0	1	0	0	0	0	0	0	0
-	1	1	1	1	1	0	0	0	0	0	0	0	0
-	0	1	1	1	1	1	0	0	0	0	0	0	0

Caractere sendo representado

Bits de entrada Bit de paridade

Segmentos do display

2. MAPAS DE KARNAUGH E EXPRESSÕES BOOLEANAS

2.1 BIT DE PARIDADE

Mapa de Kaurnaugh bit de

X4		<i>paridade</i>								
x8 X	000	001	011	010	110	111	101	100		
X16 00	1	O	1	0 2	1 6	o 7	1	0 4		
01	0 8	1	0	10	0 14	15 1	0	12		
11	1 24	0 25	1 27	0 26	0 28	1 29	O 31	30 1		
10	O 16	1 17	O 19	18	1	0 21	1 23	0 22		

	X4 X	₍₂	<i>1apa</i>	de K	Caur	naug	h sa	ída A	7
х8	X1	000	001	011	010	110	111	101	100
X16	00	1 0	O	0 3	0 2	1 6	1 7	1 5	0 4
	01	1	9	1	0	14	15 1	13	0 12
	n	0 24	0 25	o 27	0 26	0 28	0 29	O 31	0 30
	10	O 16	O 17	19	0 18	0 20	0 21	0 23	0 22

- Expressão Booleana Minimizada:

$$\neg X16 \cdot \neg X4 \cdot \neg X2 \cdot \neg X1 + \neg X16 \cdot X4 \cdot X1 + \neg X16 \cdot X4 \cdot X2 + \neg X16 \cdot X8 \cdot X2 \cdot X1 + X16 \cdot \neg X8 \cdot \neg X4 \cdot X2 \cdot X1$$

2.3 SAÍDA B

	X4 X2		Мара	a de K	Caur	naug	jh sa	ída I	3
х8	X1	000	001	011	010	110	111	101	100
X16	00	o °	1	1 3	0 2	1 6	0 7	1 5	0 4
c	01	1 8	1	1	0	14	15 O	13 1	12 1
1	11	0 24	0 25	0 27	0 26	o 28	0	O 31	O 30
1	10	16	17	19	O 18	0 20	0 21	0 23	0 22

$$\neg X16 \cdot \neg X4 \cdot X1 + \neg X16 \cdot \neg X2 \cdot X1 + \neg X8 \cdot \neg X4 \cdot X1 + \neg X16 \cdot X4 \cdot X2 \cdot \neg X1 +$$
 $\neg X16 \cdot X8 \cdot \neg X2 + X16 \cdot \neg X8 \cdot \neg X4 \cdot \neg X2$

2.4 SAÍDA C

	X4 X	-	Mapa	a de I	Kaur	naug	g h s a	ida (C
х8	X1	000	001	011	010	110	111	101	100
X16	00	1 0	1	1	1 2	1 6	1 7	1	0
	01	1 8	0 9	1	0	0	0	13 1	12 1
	n	0 24	0 25	0 27	0 26	0 28	0 29	O 31	0 30
	10	16	1 7	19 1	O 18	0	0 21	0 23	0 22

- Expressão Booleana Minimizada:

$$\neg X8 \cdot \neg X4 \cdot \neg X2 + \neg X8 \cdot \neg X4 \cdot X1 + \neg X16 \cdot \neg X8 \cdot X2 + \neg X16 \cdot \neg X4 \cdot X2 \cdot X1 + \neg X16 \cdot X4 \cdot \neg X2 \cdot X1 + \neg X16 \cdot X8 \cdot \neg X2 \cdot \neg X1$$

2.5 SAÍDA D

	X4 X	-	Mapa de Kaurnaugh saída D								
х8	XI	000	001	011	010	110	111	101	100		
X16	00	0 0	1	0 3	1 2	O 6	1 7	1	1		
	01	0 8	1 9	1	10	14	15 1	13	12 1		
	11	0 24	0 25	0 27	0 26	0 28	0 29	O 31	0 30		
	10	O 16	O 17	19 1	0 18	0	O 21	0 23	0 22		

2.6 SAÍDA E

	X4 X2		Mapa de Kaurnaugh saída E								
х8	X1	000	001	011	010	110	111	101	100		
X16	00	1	0	1 3	1 2	1 6	0 7	1	1 4		
(01	0 8	9	1	10	14 1	15 1	13	12 1		
1	11	0 24	0 25	0 27	0 26	0 28	0 29	O 31	0 30		
1	10	16	O 17	O 19	18	0 20	0 21	0 23	0 22		

- Expressão Booleana Minimizada:

2.7 SAÍDA F


	X4 X	2	Mapa de Kaurnaugh saída F									
х8	XI	000	001	011	010	110	111	101	100			
X16	00	0	1	1 3	0 2	1 6	1 7	1	1			
	01	1 8	1	1	10	0	15 1	0	0 12			
	n	0 24	0 25	O 27	o 26	0 28	0 29	O 31	0 30			
	10	16	1 17	19 1	O 18	0 20	0 21	0 23	0 22			

2.8 SAÍDA G


Mapa de Kaurnaugh saída G X4 X2 **X8** X16

3. DIAGRAMAS DE PORTAS LÓGICAS


3.1 VERIFICADOR DE BIT DE PARIDADE




3.2 SAÍDA A




3.3 SAÍDA B




3.4 SAÍDA C




3.5 SAÍDA D






3.6 SAÍDA E



3.7 SAÍDA F

3.8 SAÍDA G



4. ERRO DE PARIDADE EXIBIDO NO DISPLAY

