





Antmicro Ltd.
www.antmicro.com


Sheet: /
File: kria-k26-devboard.kicad_sch

Title: Kria K26 Devboard

Size: A3 Date: 2024-03-26
KiCad E.D.A. kicad-cli 7.0.11

Rev: 1.2.5:1daf3
Id: 1/19






Antmicro Ltd.
www.antmicro.com

Sheet: /Power Supply/USB-C socket/
File: usbc-socket.kicad_sch


Title: Kria K26 Devboard

Size: A3 Date: 2024-03-26
KiCad E.D.A. kicad-cli 7.0.11

Rev: 1.2.5:1daf3
Id: 3/19



PoE PD




Antmicro Ltd.
www.antmicro.com

Sheet: /Power Supply/PoE/
File: PoE.kicad_sch


Title: Kria K26 Devboard

Size: A3 Date: 2024-03-26
KiCad E.D.A. kicad-cli 7.0.11


Rev: 1.2.5:1daf3
Id: 5/19




SOM 5V




PS domain



PL domain





Power indication




Antmicro Ltd. www.antmicro.com		
Sheet: /Power Supply/DC/DC converters/ File: dc-dc-converters.kicad_sch		
Title: Kria K26 Devboard		
Size: A3	Date: 2024-03-26	Rev: 1.2.5:1daf3
KiCad E.D.A. kicad-cli 7.0.11		Id: 7/19

Camera interface




PS domain


PS voltage supervisor (3V0 threshold) with manual reset




Logic level conversion enabled by voltage supervisor



OD reset buffer




Reset debug connector




PL domain


PL voltage supervisor (3V0 threshold) with manual reset




Reset OE controlled by voltage supervisor



Optional PL bypass (when using DNP other PL reset circuitry)



Xilinx reference



[illegible]

IO31_SHUTDOWN

R1 10k

GND

The diagrams illustrate the placement of decoupling capacitors for four different power planes:

- SOM_5V0:** A green horizontal line represents the power plane. Four capacitors (C115, C116, C117, C118) are connected to it. C115 (47u) and C116 (47u) are purple, while C117 (1u) and C118 (100n) are pink. All capacitors are connected to GND.
- PL_1V2:** A green horizontal line represents the power plane. Three capacitors (C123, C124, C125) are connected to it. C123 (4u7) and C125 (100n) are pink, while C124 (100n) is purple. All capacitors are connected to GND.
- SOM_5V0:** A green horizontal line represents the power plane. Four capacitors (C119, C120, C121, C122) are connected to it. C119 (47u) and C120 (47u) are purple, while C121 (1u) and C122 (100n) are pink. All capacitors are connected to GND.
- PL_3V3:** A green horizontal line represents the power plane. Three capacitors (C127, C128, C129) are connected to it. C127 (4u7) and C129 (100n) are pink, while C128 (100n) is purple. All capacitors are connected to GND.

PS_ERROR_OUT_M2C	TP52
PS_ERROR_STATUS_M2C	TP53
PWROFF_C2M_L	TP54
PWRGD_FPD_M2C	TP55
PWRGD_LPD_M2C	TP56
PWR_GD_PL_M2C	TP57
MIO26	TP58
MIO35_WD_OUT	TP59

Diagram illustrating the layout of the PCB, showing the placement of components and the connection of the ground plane (GND) to the components.

The components are arranged in two columns:

- Left Column:**
 - Spacer_Drill4.45mm_H5mm_9774050960R
 - SP2
 - Spacer_Drill4.45mm_H5mm_9774050960R
 - SP3
 - Spacer_Drill4.45mm_H5mm_9774050960R
 - SP4
 - Spacer_Drill4.45mm_H5mm_9774050960R
- Right Column:**
 - MP1
MP_Pad6mm_Drill3mm
 - MP2
MP_Pad6mm_Drill3mm
 - MP3
MP_Pad6mm_Drill3mm
 - MP4
MP_Pad6mm_Drill3mm

The ground plane (GND) is connected to the components via vias and pads, as indicated by the red arrows and labels.

Id: 11/19



ETH0 - PD PoE

A

B

C

D

E

F

A




B

C


D

E

F




Strap Configuration




NOTE:
CLK is matched to data lanes, the device tree should use "rgmii-id"

Antmicro Ltd. www.antmicro.com		
Sheet: /Ethernet/ File: eth.kicad_sch		
Title: Kria K26 Devboard		
Size: A3	Date: 2024-03-26	Rev: 1.2.5:1daf3
KiCad E.D.A. kicad-cli 7.0.11		Id: 12/19


6 port USB hub




USB power switches




USB 2.0 PHY




USB connectors




Antmicro Ltd. www.antmicro.com		
Sheet: /USB/ File: usb.kicad_sch		
Title: Kria K26 Devboard		
Size: A3	Date: 2024-03-26	Rev: 1.2.5:1daf3
KiCad E.D.A. kicad-cli 7.0.11		Id: 13/19







PCIe GTH REFCLK: 2x100MHz HCSL



DisplayPort GTH REFCLK: 27MHz LVDS



USB GTH REFCLK: 26MHz LVDS



ETH GTH REFCLK: 125MHz LVDS

