Scanned Datasheet

Notice: You cannot copy or search the text in this PDF file, because this PDF file is converted from a scanned image of printed materials.

Resources

Datasheet Archive - Datasheet & Application Note Search Engine SupplyFrame - Datasheet & Application Note Search Engine

YAMAHA'L 5 I

YM3812

FM OPERATOR TYPE-LII (OPLII)

■ OUTLINE:

The OPLII(FM OPERATOR type-LII) is an LSI IC which can be used as a sound generation system for computer apparatus, teletext instruments, etc. The OPLII employs frequency modulation for the melody sounds, and has rhythm sounds very close to those of natural musical instruments, making it possible to synthesize various tones by software control from a CPU. In addition, an LFO is built in to generate effects such as vibrato and tremolo, thus reducing the software load.

The OPLII can be easily interfaced with the DAC YM3014.

■ FEATURES

- •FM sound generation system for realistic sound
- Mode selection of simultaneous voicing of 9 sounds or 6 melody sounds and 5 rhythm sounds is possible. Both modes can produce various sounds.
- Built-in vibrato oscillator/amplitude modulation oscillator (AM)
- Composite sine wave speech synthesis also possible
- Input/output TTL compatible
- Si-gate CMOS-LSI
- 5V single power supply

YAMAHA CORPORATION

YM3812 CATALOG CATALOG No.: LSI-2138123

1992. 4

| 9945524 0002400 056 🎟


■ PIN LAYOUT

vss	,	24	φΜ
IRQ	2	23	φSY
ĪC	3	22	NC
AO	4	21	мо
WR	5	20	SH
RD	6	19	NC
CS	7	18	D7
NC	8	17	D6
NC	9	16	D5
DO	10	15	D4
Di	11	14	DЗ
GND	12	13	D2
			ŀ

*NC No Connection

TOP VIEW (24PIN DIP, 24 PIN SOP)

■ BLOCK DIAGRAM



² ## 9945524 0002401 T92 **#**

■ DESCRIPTION OF PIN FUNCTIONS

a) \$\phi M\$

Master clock of OPL; input frequency is 3.58MHz.

b) $\phi SY \cdot SH$

Clock (ϕ SY) and Syncronization Signal (SH) to convert digital output of FM sound generator to analog signal.

c) $\mathbf{D}_0 \sim \mathbf{D}_7$

8 bit bidirectional data communication between OPLII and processor.

d) $\overline{CS} \cdot \overline{RD} \cdot \overline{WR} \cdot A0$

Control data bus comprised of D0~D7.

CS	RD	WR	A0	
0	1	0	0	Write address of register to OPL
0	1	0	1	Write contents of register to OPL
0	0	1	0	Status of OPL is read.
0	0	1	1	Data of data bus not assured
1	×	×	×	Set data bus D0 ~ D7 to high impedance

e) IRQ

Interrupt signal sent from either of two timers. Interrupts can be masked by program.

- f) IC
 Set the contents of registers to "0" and the system will be reset when driven to low level.
- g) MO
 Digital output of FM sound generator. The external D/A convertor unit is necessary.
- h) Vcc

+ 5V power supply pin

i) GND

Ground pin

JENERAL FUNCTIONS

OPLII has two voice modes: simultaneous voicing of 9 sounds, and 6 melody sounds and 5 rhythm sounds. Furthermore, these melody sounds can be produced with different voices at one time. Operation by software control makes the OPLII suitable as a sound generation system for computer-based apparatus such as game machines, teletext, etc.

The frequency modulation system in the OPLII synthesizes tones with 2 operators in 9 channels. The resultant algorithms are expressed by the following formula.

 $F_1 = I_1 \sin w_1 t + I_2 \sin w_2 t - (1)$

 $F_2 = I_2 (w_1t + I_2 \sin w_2t) -(2)$

where formula (1) shows the production of a tone by sine waves addition, and formula (2) shows a sine wave modulating another sine wave, i.e. frequency modulation.

The synthesizer, which mixes several waveforms, and the noise generator are used to produce each individual rhythm sound. Five voices are available: Bass drum (BD), Snare drum (SD), High hat (HH), Top cymbal (TC), and Tom (TOM).

The following 8 functional blocks detail the OPLII internal configuration.

1. Register array:

Voice parameters and data for FM operation such as frequency data are set here. All the functions of the OPLII are controlled by the data set in this register array.

2. Phase generator:

This circuit generates the frequency of the operators (phase) data, which corresponds to the frequency data set in the register array, to determine the frequency of the operators.

3. Envelope generator:

This is a circuit which creates the envelope, that is the change in the sound over time that corresponding to the register data.

4. Operator:

The operator receives the phase data (wt) from the phasegenerator and the envelope data (I(t)) from the envelope generator, and computes I sin wt.

5 Accumulator:

This accumulates the output levels of the operators at each sampling period (sampling is carried out at 50kHz), and converts them into data available for the DAC and interface.

6. Vibrato/Amplitude modulation oscillator:

This is a low frequency oscillator for vibrato and amplitude modulation.

7. Timer:

General purpose timer applicable for variable length time settings.


8. Data bus controller.

4 9945524 0002403 865




■ CONTENTS OF EACH REGISTER

	Address	
1	01	TEST information. Usually set to "0". On this stage the waveform is Sine wave and compatible with YM3526. If any waveform other than Sine wave will be selected, set D5 to "1".
2	02	Times setting on timer 1. 80μs~20.4ms
3	03	Times setting on timer 2. 320μs~82ms
4	04	Controls the operation of timers 1 and 2 and resets interrupt signals.
5	08	CSM is for the CSM speech synthesis modie. NOTE SEL is for switching the keyboard split by using the F-Number.
6	20~35	MULTI controls the relationship between fundamental waves and harmonics. KSR is key scale of RATE. EG-TYPE is for the switching of Non Percussive Tone and Percussive Tone. 0 is for Percussive Tone and 1 is for Non Percussive Tone. VIB indicates the ON/OFF of vibrato. AM indicates the ON/OFF of modulation.
7	40~55	TL provides a total level for adjustment of each sound level. KSL is the level key scale.
8	60~75	DR sets the decay rate at the decay time. AR sets the rate of increase at the attack time.
9	80~95	RR provides the decay rate at Release/Sustain time. SL provides the level for shifting from decay to sustain.
10	A0~B8	F-Number provides chords within one octave, Block represents octave information for each sound. KON indicates that the sound being generated when it is "1".
11	BD	Controls rhythmic sounds and the corresponding bits for setting ON/OFF of each rhythm. When the R bit is 1, the system is in the rhythm mode. VIB DEP indicates the depth of vibrato. $0 = 7\emptyset$, $1 = 14\emptyset$. AM DEP indicates the depth of amplitude modulation. $0 = 1 dB$, $1 = 4.8 dB$.
12	C0~C8	FB indicates FM feedback factor. C indicates Sin wave synthesis or FM modulation.
13	E0~F5	Wave Select signal. When D5 of address \$01 is "1", four kinds of waveform can be selected.



Percussive Tone



Non Percussive Tone

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

	Rating	Units
Pin voltage	-0.3~7.0	V
Operating ambient temperature	0 ~70	°C
Storage temperature	−50 ~125	°C

2. Recommended Operating Conditions

Item	Symbol	Minimum	Typical	Maximum	Unit
Downer violence	Vcc	4.5	5	5.5	v
Power voltage	GND	0	0	0	v

3. DC Characteristics

Item		Symbol	Conditions	Minimum	Typical	Maximum	Unit
Input high level voltage	All input	Vih		2.0			v
Input low level voltage	All input	VIL				0.8	v
Input leak current	øм·WR·RD·Ao	IL	$Vin = 0 \sim 5V$	-10		10	μА
Three-state (OFF state) input current	D0 ~ D7	ITSL	$Vin = 0 \sim 5V$	-10		10	μА
Output high level voltage	Output expect IRQ	Von	IOH1 = 0.4mA	2.4			v
Output high level voltage	Output expect IRQ	Vo _{H2}	IOH2 = 40μA	3.3			v
Output low level voltage	All output	Vol	IOL = 2.0mA			0.4	v
Output leak current (OFF state)	ĪRQ	ILOFF	VoH = 0 ~ 5V	-10		10	v
Pullup resistance	ĪC, ČS	Ru		80		400	ΚΩ
Input capacity	All input	CI				10	pF
Output capacity	All output	Co				10	pF
Power voltage		Icc				30	mA

4. AC Characteristics

Item		Symbol	Conditions	Minimum	Typical	Maximum	Unit
Input clock frequency	øM	fc	Fig. A-1	2.0	3.58	4.0	MHz
Input clock duty cycle	øM			40	50	60	%
Input clock rise time	øM	tr	Fig. A-1				ns
Input clock fall time	øM	tf	Fig. A-1				ns
Address setup time	Ao	tas	Fig. A-2, Fig. A-3	10			ns
Address hold time	Ao	tah	Fig. A-2, Fig. A-3	20			ns
Chip select write width	CS	tcsw	Fig. A-2	100			ns
Chip select read width	CS	tcsr	Fig. A-3	200			ns
Write pulse write width	WR	tww	Fig. A-2	100			ns
Write data setup time	D0∼D7	tos	Fig. A-2	20			ns
Write data hold time	D0∼D7	tон	Fig. A-2	30			ns
Read pulse width	RD	trw	Fig. A-3	200			ns
Read data access time	D0~D7	tacc	Fig. A-3			200	ns
Read data hold time	D0∼D7	trdh	Fig. A-3	10			ns
Output size time	øSY	tori	Fig. A-4			100	ns
Output rise time	MO·SH	tor2	Fig. A-5			150	ns
Outroot fall time	øSY	tof1	Fig. A-4			100	ns
Output fall time	MO·SH	toF2	Fig. A-5			150	ns
Reset pulse width	ĪC	Nicw	Fig. A-6	80			Cycle

REGISTER MAP

ADDRESS	D 7	D 6	D 5	D ₄	D 3	D ₂	Dı	\mathbf{D}_0	COMMENT
01				TE	ST				TEST DATA OF LSI
									D ₅ indicates WAVE SELECT ENABLE.
02			,	ГІМ	ER-	1			DATA OF TIMER-1
03			,	ГІМ	ER-	2			DATA OF TIMER-2
04	RST	MA Tl	SK T2				ST2	ST1	IRQ-RESET/CONTROL OF RIMER-1, 2
08	CSM	SEL							CSM SPEECH SYNTHESIS MODE/NOTE SELECT
20	AM	VIB	EG-TYP	KSR		мU	LTI		AM/VIB/EG-TYPE/KSR/MULTIPLE
35	ļ		Ē		L				
40	K	SL			Т	L			KSL/TOTAL LEVEL
55				L					
60		A	R			D	R		ATTACK RATE/DECAY RATE
75									,
80		s	L			R	R	•	SUSTAIN RATE/RELEASE RATE
95									
A0			F-1	Num	ber	(L)			
A8									WONIDLOCK (E.N1
ВО	Z BLOCK F-Num			KON/BLOCK/F-Number					
В8	<u> </u>		<u> </u>	L			(1	H) ⊢—	
BD		EP VIB	R	BD	SD	том	TC	нн	DEPTH(AM/VIB)/RHYTHM(BD·SD·TOM·TC·HH)
C0		/	/			FB		С	FEEDBACK/CONNECTION
C8	+	+			<u> </u>			<u> </u>	
E0						-	W	/S	WAVE SELECT
F5							l		

■ STATUS REGISTERS

FIAC	
IRO FLAG	IRO/FLAG(T1, T2)
Ti T2	11(7) 2/15(11, 12)
1 1 1	

■ TIMING DIAGRAMS (Timing is based upon settings of VIH = 2.0V and VIL = 0.8V)




Fig. A-1 Clock Timing




Fig. A-2 Write Timing

Note: tcsw, tww, and twDH are based on either CS or WS being driven to high level.




Fig. A-3 Read Timing

Note: t_{ACC} is based on whichever of \overline{CS} or \overline{RD} goes to the low level last.

 $\overline{\text{CS}}$ or $\overline{\text{RD}}$ being driven to high level.

8




Fig. A-4 ϕM and ϕSY




Fig. A-5 \$\phi M\$ and \$SH\cdot MO\$




Fig. A-6 Reset Pulse

■ WAVE SELECT

When bit D₅ of address \$\phi 1\$ is "0", the OPLII is fully compatible with YM3526 (OPL); there are no differences between the two devices. If a sine wave is input in this mode, the output will be a sine wave like the input. When bit D₅ of address \$\phi 1\$ is "1", the input sine wave will be output as the distorted wave shown in Table 3-10.

\$E0~\$F5

D7	D6	D5	D4	D3	D2	Dì	D ₀
	_	/	/	/		1	VE ECT

Table 3-10 Wave Select

Dı	D0	Waveform
0	0	4
0	1	
1	0	
1	1	11

■ DIMENSIONS

