RISC-V Instruction Set Summary

31	: 25	24:20	19:15	14:12	11:7	6:0	_
fun	ct7	rs2	rs1	funct3	rd	ор	R-Type
imm ₁	1:0		rs1	funct3	rd	ор	I-Type
imm₁	1:5	rs2	rs1	funct3	imm _{4:0}	ор	S-Type
imm₁	2,10:5	rs2	rs1	funct3	imm _{4:1,11}	ор	B-Type
imm₃	1:12	•			rd	ор	U-Type
imm ₂	0,10:1,11,1	9:12			rd	ор	J-Type
fs3	funct2	fs2	fs1	funct3	fd	ор	R4-Type
5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits	

Figure B.1 RISC-V 32-bit instruction formats

• imm: signed immediate in $imm_{11:0}$ • uimm: 5-bit unsigned immediate in $imm_{4:0}$

 $\begin{array}{ll} \bullet \text{ upimm:} & 20 \text{ upper bits of a 32-bit immediate, in } \mathbf{imm_{31:12}} \\ \bullet \text{ Address:} & \text{memory address: } \mathbf{rs1} + \mathbf{SignExt(imm_{11:0})} \end{array}$

• [Address]: data at memory location Address

 $\label{eq:problem} \begin{array}{ll} \bullet \mbox{ BTA:} & \mbox{branch target address: } PC + SignExt(\{imm_{12:1}, 1'b0\}) \\ \bullet \mbox{ JTA:} & \mbox{jump target address: } PC + SignExt(\{imm_{20:1}, 1'b0\}) \\ \end{array}$

label: text indicating instruction address
SignExt: value sign-extended to 32 bits
ZeroExt: value zero-extended to 32 bits
csr: control and status register

Table B.1 RV32I: RISC-V integer instructions

op	funct3	funct7	Type	Instruction		Description	Operation
0000011 (3)	000	-	I	lb rd,	imm(rs1)	load byte	rd = SignExt([Address] _{7:0})
0000011 (3)	001	-	I	lh rd,	imm(rs1)	load half	rd = SignExt([Address] _{15:0})
0000011 (3)	010	-	I	lw rd,	imm(rs1)	load word	rd = [Address] _{31:0}
0000011 (3)	100	-	I	lbu rd,	imm(rs1)	load byte unsigned	rd = ZeroExt([Address] _{7:0})
0000011 (3)	101	-	I	lhu rd,	imm(rs1)	load half unsigned	rd = ZeroExt([Address] _{15:0})
0010011 (19)	000	_	I	addi rd,	rs1, imm	add immediate	rd = rs1 + SignExt(imm)
0010011 (19)	001	0000000*	I	slli rd,	rs1, uimm	shift left logical immediate	rd = rs1 << uimm
0010011 (19)	010	-	I	slti rd,	rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))
0010011 (19)	011	-	I	sltiu rd,	rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))
0010011 (19)	100	-	I	xori rd,	rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)
0010011 (19)	101	0000000*	I	srli rd,	rs1, uimm	shift right logical immediate	rd = rs1 >> uimm
0010011 (19)	101	0100000*	I	srai rd,	rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm
0010011 (19)	110	-	I	ori rd,	rs1, imm	or immediate	rd = rs1 SignExt(imm)
0010011 (19)	111	-	I	andi rd,	rs1, imm	and immediate	rd = rs1 & SignExt(imm)
0010111 (23)	-	_	U	auipc rd,	upimm	add upper immediate to PC	rd = {upimm, 12'b0} + PC
0100011 (35)	000	-	S	sb rs2,	imm(rs1)	store byte	$[Address]_{7:0} = rs2_{7:0}$
0100011 (35)	001	-	S	sh rs2,	imm(rs1)	store half	[Address] _{15:0} = rs2 _{15:0}
0100011 (35)	010	-	S	sw rs2,	imm(rs1)	store word	[Address] _{31:0} = rs2
0110011 (51)	000	0000000	R	add rd,	rs1, rs2	add	rd = rs1 + rs2
0110011 (51)	000	0100000	R	sub rd,	rs1, rs2	sub	rd = rs1 - rs2
0110011 (51)	001	0000000	R	sll rd,	rs1, rs2	shift left logical	rd = rs1 << rs2 _{4:0}
0110011 (51)	010	0000000	R	slt rd,	rs1, rs2	set less than	rd = (rs1 < rs2)
0110011 (51)	011	0000000	R	sltu rd,	rs1, rs2	set less than unsigned	rd = (rs1 < rs2)
0110011 (51)	100	0000000	R	xor rd,	rs1, rs2	xor	rd = rs1 ^ rs2
0110011 (51)	101	0000000	R	srl rd,	rs1, rs2	shift right logical	$rd = rs1 \gg rs2_{4:0}$
0110011 (51)	101	0100000	R	sra rd,	rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 _{4:0}
0110011 (51)	110	0000000	R	or rd,	rs1, rs2	or	rd = rs1 rs2
0110011 (51)	111	0000000	R	and rd,	rs1, rs2	and	rd = rs1 & rs2
0110111 (55)	-	-	U	lui rd,	upimm	load upper immediate	rd = {upimm, 12'b0}
1100011 (99)	000	_	В		rs2, label	branch if =	if (rs1 == rs2) PC = BTA
1100011 (99)	001	-	В		rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA
1100011 (99)	100	-	В		rs2, label	branch if <	if (rs1 < rs2) PC = BTA
1100011 (99)	101	-	В		rs2, label	branch if ≥	if (rs1 ≥ rs2) PC = BTA
1100011 (99)	110	-	В		rs2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA
1100011 (99)	111	-	В	bgeu rs1,	rs2, label	branch if ≥ unsigned	if (rs1 ≥ rs2) PC = BTA
1100111 (103)	000	-	I	jalr rd,	rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4
1101111 (111)	-	-	J	jal rd,	label	jump and link	PC = JTA, $rd = PC + 4$

 $\ensuremath{^{^{*}}}\xspace$ Encoded in instr $_{31:25}$, the upper seven bits of the immediate field





Figure 7.12 Complete single-cycle processor



ALUOp	funct3	$\{op_5, funct7_5\}$	ALUControl	Instruction
00	x	X	000 (add)	lw, sw
01	x	X	001 (subtract)	beq
10	000	00, 01, 10	000 (add)	add
	000	11	001 (subtract)	sub
	010	х	101 (set less than)	slt
	110	х	011 (or)	or
	111	х	010 (and)	and

Main Decoder

Instruction	Opcode	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
1 w	0000011	1	00	1	0	1	0	00
SW	0100011	0	01	1	1	X	0	00
R-type	0110011	1	XX	0	0	0	0	10
beq	1100011	0	10	0	0	X	1	01
addi	0010011	1	00	1	0	0	0	10

Table 7.1 ImmSrc encoding

ImmSrc	ImmExt	Type	Description
00	{{20{Instr[31]}}, Instr[31:20]}	I	12-bit signed immediate
01	{{20{Instr[31]}}, Instr[31:25], Instr[11:7]}	S	12-bit signed immediate
10	{{20{Instr[31]}}, Instr[7], Instr[30:25], Instr[11:8], 1'b0}	В	13-bit signed immediate





Figure 7.27 Complete multicycle processor



Page 4 of 14




Figure 7.61 Pipelined processor with full hazard handling




Figure 5.60 Cyclone IV Logic Element (LE)

(Reproduced with permission from the Altera CycloneTM IV Handbook © 2010 Altera Corporation)