Skip to content
A self-contained online book containing a library of FPGA design modules and related coding/design guides.
HTML Verilog Coq Python CSS SystemVerilog Shell
Branch: master
Clone or download
Cannot retrieve the latest commit at this time.
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
.gitignore
Adder_Subtractor_Binary.html
Adder_Subtractor_Binary.v
Address_Decoder_Arithmetic.html
Address_Decoder_Arithmetic.v
Address_Decoder_Behavioural.html
Address_Decoder_Behavioural.v
Address_Decoder_Static.html
Address_Decoder_Static.v
Address_Translator_Arithmetic.html
Address_Translator_Arithmetic.v
Address_Translator_Static.html
Address_Translator_Static.v
Annuller.html
Annuller.v
Arithmetic_Predicates_Binary.html
Arithmetic_Predicates_Binary.v
Binary_to_One_Hot.html
Binary_to_One_Hot.v
Bit_Reducer.html
Bit_Reducer.v
Bit_Shifter.html
Bit_Shifter.v
Bit_Voting.html
Bit_Voting.v
Bitmask_0_Bit_at_Rightmost_1_Bit.html
Bitmask_0_Bit_at_Rightmost_1_Bit.v
Bitmask_1_Bit_at_Rightmost_0_Bit.html
Bitmask_1_Bit_at_Rightmost_0_Bit.v
Bitmask_Isolate_Rightmost_1_Bit.html
Bitmask_Isolate_Rightmost_1_Bit.v
Bitmask_Next_with_Constant_Popcount.html
Bitmask_Next_with_Constant_Popcount.v
Bitmask_Thermometer_from_Count.html
Bitmask_Thermometer_from_Count.v
Bitmask_Thermometer_to_Rightmost_0_Bit.html
Bitmask_Thermometer_to_Rightmost_0_Bit.v
Bitmask_Thermometer_to_Rightmost_1_Bit.html
Bitmask_Thermometer_to_Rightmost_1_Bit.v
Bitmask_Turn_Off_Trailing_1_Bits.html
Bitmask_Turn_Off_Trailing_1_Bits.v
Bitmask_Turn_On_Trailing_0_Bits.html
Bitmask_Turn_On_Trailing_0_Bits.v
CONTRIBUTING.md
CarryIn_Binary.html
CarryIn_Binary.v
Constant.html
Constant.v
Counter_Binary.html
Counter_Binary.v
Demultiplexer_Binary.html
Demultiplexer_Binary.v
Hamming_Distance.html
Hamming_Distance.v
LICENSE
Logarithm_of_Powers_of_Two.html
Logarithm_of_Powers_of_Two.v
Multiplexer_Binary_Behavioural.html
Multiplexer_Binary_Behavioural.v
Multiplexer_Binary_Structural.html
Multiplexer_Binary_Structural.v
Multiplexer_One_Hot.html
Multiplexer_One_Hot.v
Pipeline_Skid_Buffer.html
Pipeline_Skid_Buffer.v
Population_Count.html
Population_Count.v
README.md
Register.html
Register.v
Register_Pipeline.html
Register_Pipeline.v
Simulation_Clock.html
Simulation_Clock.v
Synthesis_Harness_Input.html
Synthesis_Harness_Input.v
Synthesis_Harness_Output.html
Synthesis_Harness_Output.v
Turn_Off_Rightmost_1_Bit.html
Turn_Off_Rightmost_1_Bit.v
Turn_Off_Rightmost_Contiguous_1_Bits.html
Turn_Off_Rightmost_Contiguous_1_Bits.v
Turn_Off_Trailing_1_Bits.html
Turn_Off_Trailing_1_Bits.v
Turn_On_Rightmost_0_Bit.html
Turn_On_Rightmost_0_Bit.v
Turn_On_Trailing_0_Bits.html
Turn_On_Trailing_0_Bits.v
Word_Reducer.html
Word_Reducer.v
Word_Reverser.html
Word_Reverser.v
books.html
clog2_function.html
clog2_function.vh
debian.html
favicon.ico
fsm.html
index.html
legal.html
links.html
open.html
outline.html
skid_buffer.html
style.css
system.html
template.html
tools.html
v2h.py
verilinter
verilog.html

README.md

FPGA Design Elements

Copyright (c) 2019 Charles Eric LaForest, PhD.

A self-contained online book containing a library of FPGA design elements and related coding/design guides.

You can read it online at http://fpgacpu.ca/fpga/

To obtain your own local copy:

git clone https://github.com/laforest/FPGADesignElements.git

then access index.html from your favourite browser.

All files are in one directory, so you can use it as a library in your CAD tools by simply importing all Verilog files.

See LICENSE for the details, but overall, you are free to use this book as you please.

Contributions are welcome. Please email eric@fpgacpu.ca or Twitter @elaforest or join the Discord server.

You can’t perform that action at this time.