

---

# Echo Cancellation Core (4-lag) Based on LSM Algorithm

---

*Ankai Liu*

*2018-09-06*

## **Abstract**

This document is a user manual for echo cancellation core (4-lag) based on LSM algorithm.

## **1 Introduction**

This document is a user manual for echo cancellation core (4-lag) based on LSM algorithm. The core is designed on CYCLONE IV FPGAs. It is serving for a SPECIFIC signal type (16 bit binary signal with the first digit represent the sign) and a specific echo type (echo caused by transmission within the circuit).

In the project, we have implemented 4-lag and 16-lag cores that takes continuous sampling. The whole core only require gate-logic calculations. We will provide 3 test bench in order to cover all submodules for potential future modifications.

## **2 echo\_cancelation\_full**

Top level module.




Figure 1: echo\_cancellation\_full hierarchy




Figure 2: echo\_cancellation\_full

## 2.1 Input

clk\_operation: Global operation clocks.

sampling\_cycle\_counter: Global sampling clocks.

rst: Global reset.

enable: Local input. Needs to stay 1 when using the module.

set\_max\_iteration: Local input. Set to be the numbers of iterations that users wants to achieve.

sig16b: Original signal from sender in 16 bits binary formate.

sig16b\_lag: Signal with lag fro receiver in 16 bits binary formate.

## 2.2 Output

para\_approx: Approximate parameters.

iteration: Numbers of iterations that has been done.

sig16b\_without\_echo: Approximation of original signal/signal without the echo in 16 bits binary formate.

## 2.3 Important

- The echo\_cancellation\_full core takes new sample when "sampling\_cycle\_counter = 0". The reset cycle of sampling\_cycle\_counter must be more than 1200 of the operation clks/600 of operation cycles.
- The recommenced maximum iteration is 64 for lag 4. See LSM\_algorithm\_demo.pdf for details.

## 3 sig16b\_to\_double

Transforming 16 bit binary signal to double.




Figure 3: sig16b\_to\_double

### 3.1 Input

clk\_operation: Global operation clocks.

rst: Global reset.

enable: Local input. Turn on for 2 operation cycles/4 operation clks and then turn off.

sig16b: Input signal in 16 bit binary formate.

### 3.2 output

double: Output signal in double.

ready: 1 for ready.

## 4 double\_to\_sig16b

Transform data types from double to 16 bit binary signal




Figure 4: double\_to\_sig16b

### 4.1 Input

sampling\_cycle\_counter: Global sampling clocks.

clk\_operation: Global operation clocks.

rst: Global reset.

enable: Local input. Needs to stay 1 when using the module.

double: Input in double.

## 4.2 Output

sig16b: Output in 16 bit binary formate.

## 5 para\_approx

Estimate parameters for given original signals and signals with lags.




Figure 5: para\_approx

## 5.1 Input

rst: Global reset.

sampling\_cycle\_counter: Global sampling clocks.

clk\_operation: Global operation clocks.

`enable_sampling`: Local input. In order to make sure the samplings are aligned, needs to stay on even the module is not operating.

enable: Local input. Turn on for 2 operation cycles/4 operation clks and then turn off.

signal: Input signal in double.

signal\_lag: Input lag signal in double

gamma: Default is

```
64'b0011111110100000000000000000000000000000000000000000000000000000(0.01)
```



enable\_sampling Local input. In order to make sure the samplings are aligned, needs to stay on even the module is not operating.

enable: Local input. Turn on for 2 operation cycles/4 operation clks and then turn off.

signal\_reveive: Signals with echo in double.

signal\_send: Original signals in double.

parameters: Estimate parameters

## 6.2 Output

signal\_without\_echo: Signal after echo cancellation in double

signal\_without\_echo\_exp: Exponential of output signal. For debug purpose.

ready: 1 for ready.

## 7 lag\_generator

Generate lag signal for given original signal and parameters.




Figure 7: lag\_generator

### 7.1 Input

rst: Global reset.

enable\_sampling Local input. In order to make sure the samplings are aligned, needs to stay on even the module is not operating.

enable: Local input. Turn on for 2 operation cycles/4 operation clks and then turn off.

sampling\_cycle\_counter: Global sampling clocks.

clk\_operation: Global operation clocks.

signal: Signals with echo in double.

parameters: Estimate parameters

## 7.2 Output

signal\_lag: Signal after echo cancellation in double

signal\_align: Exponential of output signal. For debug purpose.

ready: 1 for ready.

## 8 double\_16b\_tb

Test bench for data conversion modules:

double\_to\_sig16b.v

sig16b\_to\_double.v




Figure 8: double\_16b\_tb hierarchy

## 9 tb\_all

Test bench for all sub-level modules:

sig16b\_to\_double.v

lag\_generator.v



para\_approx.v  
 echo\_cancellation.v  
 double\_to\_sig16b.v




Figure 9: tb\_all hierarchy

## 10 echo\_cancellation\_full\_tb

Test bench for top-level module:

echo\_cancellation\_full.v




Figure 10: echo\_cancellation\_full\_tb hierarchy