

**Third Semester B.E Degree Examination, Dec 2016/Jan 2017**  
**Information Science and Engineering**  
**Principles of Analog and Digital Design (14IS32)**

Time: 3Hrs

Max. Marks: 100


- Instructions:** 1. Answer one full question from each unit.  
 2. Any missing Data can be suitably assumed.

**UNIT-I**

- |    |   | CO; BL       |
|----|---|--------------|
| 1. | a. Explain series clipper and parallel clipper with bias in detail.   | 06 Marks 1;2 |
|    | b. With short notes on following  | 1;2          |
|    | i. Active load switching.   | 06 Marks     |
|    | ii. Passive load switching  |              |
|    | c. What is an ideal positive clamper? Differentiate positive clamper and negative clamper with necessary circuits and waveforms along with its working. | 08 Marks 1;4 |
| 2. | a. Describe the enhancement type MOSFET with circuit diagram and necessary graphs.  | 10 Marks 1;2 |
|    | b. Explain CMOS Inverter in detail and show how power consumption is reduced with CMOS devices.   | 10 Marks 1;3 |

**UNIT-II**

- |    |  |              |
|----|--|--------------|
| 3. | a. Simplify the Boolean expression<br>$Y = \bar{A}B + A\bar{B}\bar{C} + \bar{A}C + \bar{A}\bar{B}\bar{C} + ABC$<br>Using Boolean algebra | 04 Marks 2;3 |
|    | b. Use K-map and simplify the expressions  |              |
|    | i) $Y(A,B,C,D) = \sum m(0,1,4,7,13,15) + d(2,5,8)$   | 12 Marks 2;3 |
|    | ii) $Y(A,B,C) = \sum m(2,5,7) + d(0,1)$  |              |
|    | iii) $Y(A,B,C,D) = \sum m(2,5,8) + d(0,1,4,7,13,15)$   |              |
|    | c. How NOT, OR, AND Gates can also be Obtained using only NOR Gates? Explain.  | 04 Marks 2;4 |
| 4. | a. Using Q-M method simplify $Y(A,B,C,D) = \sum m(4,8,9,10,11,12,14,15)$   | 10 Marks 2;3 |
|    | b. Use Demorgan's theorem to convert $Y = \overline{A + B + CD}$ to an expression containing only single variable inversions.            | 05 Marks 2;3 |
|    | c. Convert the following circuit to one using only NAND gates.   |              |



05 Marks

**UNIT-III**

- |    |   |              |
|----|---|--------------|
| 5. | a. With a neat block diagram, explain the working of a Master-Slave JK Flip-Flop. Also write its truth table. | 10 Marks 3;2 |
|    | b. Write the characteristics of clock   | 04 Marks 3;2 |
|    | c. Show how a SR Flip-Flop can be converted to JK Flip-Flop   | 06 Marks 3;2 |
| 6. | a. Explain the different types of Flip-Flops along with truth table and excitation tables                     | 10 marks 3;2 |
|    | b. Explain a 4 bit shift Register in detail and give its timing diagrams                                      | 10 Marks 3;2 |

**UNIT-IV**

- |    |  |              |
|----|--|--------------|
| 7. | a. Explain a 4-bit ripple counter with necessary circuit diagram and waveforms | 06 Marks 3;2 |
|    | b. Show how to wire the IC 74LS293 as decade counter                           | 06 Marks 3;2 |
|    | c. Analyze the working of Synchronous mod-16 counter.                          | 08 Marks 3;2 |

[illegible]

- ## UNIT-V

- Page 2 of 2