



**SD Specifications**  
**Part 1**  
**Physical Layer Specification**  
**Version 4.00**  
**May 30, 2011**

**SD Group**

Panasonic Corporation  
SanDisk Corporation  
Toshiba Corporation

**Technical Committee**  
**SD Card Association**

*CONFIDENTIAL*

## Revision History

Date	Version	Changes compared to previous issue
March 22, 2000	1.0	Base version (Draft only)
April 15, 2001	1.01	Initial release version
October 15, 2004	1.10	<ul style="list-style-type: none"> <li>- Version 1.01 + Supplementary Notes Version 1.01e(March 21, 2004)</li> <li>- CMD6 (Switch Function command) is specified and CMD34-37, 50 and 57 are reserved for new command system.</li> <li>- High-Speed mode is specified.(Up to 25 MB/sec Read/Write rate)</li> <li>- eCommerce command set and Vendor Specific command set are specified</li> </ul>
May 9, 2006	2.00	<ul style="list-style-type: none"> <li>- Version 1.10 + Supplementary Notes for Version 1.10.</li> <li>- High Capacity SD Memory Card is specified. (Up to and including 32 GB)</li> </ul>
April 16, 2009	3.00	<p>Followings are added to the Version 2.00</p> <ul style="list-style-type: none"> <li>(1) Physical Ver2.00 Supplementary Notes Version 1.00 is applied.</li> <li>(2) Extended Capacity (SDXC) is supported</li> <li>(3) Ultra High Speed I (UHS-I) is supported</li> <li>(4) Speed Class Specification Update</li> <li>(5) Set Block Count Command (CMD23) is added</li> </ul>
February 18, 2010	3.01	<p>Modification in the Version 3.01</p> <ul style="list-style-type: none"> <li>(1) Modifications in the Physical Ver3.00 Supplementary Notes Version 1.00 are applied.</li> <li>(2) Explanation in Chapter 1 is updated.</li> <li>(3) Figures from 4-23 to 4-37 and from 7-14 to 7-21 are fixed to be more accurate.</li> </ul> <p>Additional Clarification in the Final Version</p> <ul style="list-style-type: none"> <li>✓ 100mA is the maximum current in SPI (Page20 Note 7 of Table 3-5)</li> <li>✓ CMD15 can be issued in data-transfer-mode (Page23 Figure 4-1)</li> <li>✓ If Speed Class is not supported (XPC=0), Class0 is indicated (Page26 Section 4.2.3.1)</li> <li>✓ Only function group 2 in CMD6 has Busy Status (Page53 CMD6)</li> <li>✓ How to set SD_SPEC and SD_SPEC3 (Page 140 SCR)</li> <li>✓ CMD_SUPPORT is Bit33-32 of SCR (Page142 SCR)</li> <li>✓ Only CPRM security is maintained in SPI (Page175 Section 7.2.12)</li> </ul>
May 30, 2011	4.00	<p>Followings are added to the Version 4.00</p> <ul style="list-style-type: none"> <li>(1) Support of UHS-II Interface</li> <li>(2) Adopted Power Consumption and Power Limit</li> <li>(3) Appendix for Host Power Delivery Network</li> <li>(4) Modifications of the Physical Ver3.01 Supplementary Notes Version 1.00 are applied.</li> </ul> <p>(Fixed typos and improved English explanation in Appendix E1 and E3. Modifications from the IP Review Draft are indicated in red.)</p>

*To the extent this proposed specification, which is being submitted for review under the IP Policy, implements, incorporates by reference or refers to any portion of versions 1.0 or 1.01 of the SD Specifications (including Parts 1 through 4), adoption of the proposed specification shall require Members utilizing the adopted specification to obtain the appropriate licenses from the SD-3C, LLC, as required for the utilization of those portion(s) of versions 1.0 or 1.01 of the SD Specifications.*

*For example, implementation of the SD Specifications in a host device under versions 1.0 or 1.01 and under the adopted specification requires the execution of a SD Host Ancillary License Agreement with the SD-3C, LLC; and implementation of the SD Specifications under versions 1.0 or 1.01 and under the proposed specification in a SD Card containing any memory storage capability (other than for storage of executable code for a controller or microprocessor within the SD Card) requires the execution of a SD Memory Card License Agreement with the SD-3C, LLC.*

## Conditions for publication

### **Publisher:**

SD Card Association  
2400 Camino Ramon, Suite 375  
San Ramon, CA 94583 USA  
Telephone: +1 (925) 275-6615,  
Fax: +1 (925) 886-4870  
E-mail: [office@sdcard.org](mailto:office@sdcard.org)

### **Copyright Holders:**

The SD Group  
Panasonic Corporation  
SanDisk Corporation  
Toshiba Corporation  
The SD Card Association

### **Notes:**

The copyright of the previous versions (Version 1.00 and 1.01) and all corrections or non-material changes thereto are owned by SD Group.

The copyright of material changes to the previous versions (Version 1.01) are owned by SD Card Association.

### **Confidentiality:**

The contents of this document are deemed confidential information of the SD-3C LLC and/or the SD Card Association (the "Disclosers"). As such, the contents and your right to use the contents are subject to the confidentiality obligations stated in the written agreement you entered into with the Disclosers which entitled you to receive this document, such as a Non-Disclosure Agreement, the License Agreement for SDA Memory Card Specifications (also known as "LAMS"), the SD Host/Ancillary Product License Agreement (also known as "HALA") or the IP Policy.

### **Disclaimers:**

The information contained herein is presented only as a standard specification for SD Card and SD Host/Ancillary products. No responsibility is assumed by SD Card Association for any damages, any infringements of patents or other right of the third parties, which may result from its use. No license is granted by implication or otherwise under any patent or rights of SD Group and SD Card Association or others.

## Conventions Used in This Document

### Naming Conventions

- Some terms are capitalized to distinguish their definition from their common English meaning. Words not capitalized have their common English meaning.

### Numbers and Number Bases

- Hexadecimal numbers are written with a lower case "h" suffix, e.g., FFFFh and 80h.
- Binary numbers are written with a lower case "b" suffix (e.g., 10b).
- Binary numbers larger than four digits are written with a space dividing each group of four digits, as in 1000 0101 0010b.
- All other numbers are decimal.

### Key Words

- May: Indicates flexibility of choice with no implied recommendation or requirement.
- Shall: Indicates a mandatory requirement. Designers shall implement such mandatory requirements to ensure interchangeability and to claim conformance with the specification.
- Should: Indicates a strong recommendation but not a mandatory requirement. Designers should give strong consideration to such recommendations, but there is still a choice in implementation.

### Application Notes

Some sections of this document provide guidance to the host implementers as follows:

Application Note: This is an example of an application note.
---

# Table of Contents

<b>1. General Description</b>	<b>1</b>
<b>2. System Features</b>	<b>3</b>
<b>3. SD Memory Card System Concept</b>	<b>5</b>
3.1 Read-Write Property	5
3.2 Supply Voltage	5
3.3 Card Capacity	5
3.3.1 User Area and Protected Area	5
3.3.2 Card Capacity Classification	5
3.4 Speed Class	6
3.5 Bus Topology	6
3.5.1 SD Bus	6
3.5.2 SPI Bus	7
3.5.3 UHS-II Bus	8
3.6 Bus Protocol	9
3.6.1 SD Bus Protocol	9
3.6.2 SPI Bus Protocol	12
3.6.3 UHS-II Bus Protocol	12
3.7 SD Memory Card–Pins and Registers	13
3.7.1 SD Bus Pin Assignment	13
3.7.2 UHS-II Pin Assignment	15
3.8 ROM Card	16
3.8.1 Register Setting Requirements	16
3.8.2 Unsupported Commands	16
3.8.3 Optional Commands	16
3.8.4 WP Switch	16
3.9 Ultra High Speed Phase I (UHS-I) Card	17
3.9.1 UHS-I Card Operation Modes	17
3.9.2 UHS-I Card Types	17
3.9.3 UHS-I Host and Card Combination	18
3.9.4 UHS-I Bus Speed Modes Selection Sequence	19
3.9.5 UHS-I System Block Diagram	20
3.9.5.1 Variable Sampling Host	20
3.9.5.2 Fixed Sampling Host	20
3.9.6 Summary of Bus Speed Mode for UHS-I Card	21
3.10 Ultra High Speed Phase II (UHS-II) Card	22
3.10.1 UHS-II Card Operation Modes	22
3.10.2 UHS-II Card Type	22
3.10.3 UHS-II Host and Card Combination	22
3.10.4 UHS-II Interface Selection Sequence	23
3.10.5 Summary of Bus Speed Mode for UHS-II Card	25
<b>4. SD Memory Card Functional Description</b>	<b>26</b>
4.1 General	26

4.2 Card Identification Mode.....	27
4.2.1 Card Reset.....	27
4.2.2 Operating Condition Validation.....	27
4.2.3 Card Initialization and Identification Process .....	29
4.2.3.1 Initialization Command (ACMD41).....	31
4.2.4 Bus Signal Voltage Switch Sequence .....	32
4.2.4.1 Initialization Sequence for UHS-I.....	32
4.2.4.2 Timing to Switch Signal Voltage.....	33
4.2.4.3 Timing of Voltage Switch Error Detection.....	34
4.2.4.4 Voltage Switch Command.....	34
4.2.4.5 Tuning Command .....	35
4.2.4.6 An Example of UHS-I System Block Diagram.....	37
4.3 Data Transfer Mode.....	38
4.3.1 Wide Bus Selection/Deselection .....	40
4.3.2 2 GByte Card .....	40
4.3.3 Data Read .....	40
4.3.4 Data Write .....	41
4.3.5 Erase.....	43
4.3.6 Write Protect Management .....	43
4.3.7 Card Lock/Unlock Operation .....	44
4.3.7.1 General.....	44
4.3.7.2 Parameter and the Result of CMD42.....	46
4.3.7.3 Forcing Erase .....	48
4.3.7.3.1 Force Erase Function to the Locked Card.....	48
4.3.7.4 Relation Between ACMD6 and Lock/Unlock State.....	49
4.3.7.5 Commands Accepted for Locked Card .....	49
4.3.7.6 Two Types of Lock/Unlock Card.....	50
4.3.8 Content Protection .....	50
4.3.9 Application-Specific Commands.....	51
4.3.9.1 Application-Specific Command – APP_CMD (CMD55).....	51
4.3.9.2 General Command - GEN_CMD (CMD56).....	51
4.3.10 Switch Function Command .....	52
4.3.10.1 General.....	52
4.3.10.2 Mode 0 Operation - Check Function .....	54
4.3.10.3 Mode 1 Operation - Set Function.....	54
4.3.10.4 Switch Function Status.....	57
4.3.10.4.1 Busy Status Indication for Functions .....	59
4.3.10.4.2 Data Structure Version .....	59
4.3.10.4.3 Function Table of Switch Command.....	59
4.3.10.5 Relationship between CMD6 Data and Other Commands.....	61
4.3.10.6 Switch Function Flow Example .....	62
4.3.10.7 Example of Checking.....	64
4.3.10.8 Example of Switching .....	65
4.3.11 High-Speed Mode (25 MB/sec interface speed).....	66
4.3.12 Command System.....	66
4.3.13 Send Interface Condition Command (CMD8) .....	67
4.3.14 Command Functional Difference in Card Capacity Types.....	68
4.4 Clock Control.....	69
4.5 Cyclic Redundancy Code (CRC) .....	70
4.6 Error Conditions.....	72
4.6.1 CRC and Illegal Command .....	72
4.6.2 Read, Write and Erase Timeout Conditions .....	72

4.6.2.1 Read .....	72
4.6.2.2 Write .....	72
4.6.2.3 Erase .....	73
4.7 Commands .....	74
4.7.1 Command Types .....	74
4.7.2 Command Format .....	74
4.7.3 Command Classes .....	74
4.7.4 Detailed Command Description .....	77
4.7.5 Difference of SD Commands Definition in UHS-II .....	84
4.8 Card State Transition Table .....	85
4.9 Responses .....	87
4.9.1 R1 (normal response command) .....	87
4.9.2 R1b .....	87
4.9.3 R2 (CID, CSD register) .....	87
4.9.4 R3 (OCR register) .....	88
4.9.5 R6 (Published RCA response) .....	88
4.9.6 R7 (Card interface condition) .....	89
4.10 Two Status Information of SD Memory Card .....	90
4.10.1 Card Status .....	90
4.10.2 SD Status .....	94
4.11 Memory Array Partitioning .....	99
4.12 Timings .....	101
4.12.1 Command and Response .....	101
4.12.2 Data Read .....	103
4.12.3 Data Write .....	104
4.12.4 Timing Values .....	107
4.12.5 Timing Changes in SDR50 and SDR104 Modes .....	108
4.12.5.1 CRC Status Start Timing .....	108
4.12.5.2 Read Block Gap .....	108
4.12.5.3 CMD12 Timing Modification in Write Operation .....	109
4.12.5.4 CMD12 Timing Modification in Read Operation .....	109
4.12.5.5 Timing Values .....	110
4.12.6 Timing Changes in DDR50 Mode .....	111
4.12.6.1 Definition of Odd / Even .....	111
4.12.6.2 Protocol Principles .....	111
4.12.6.3 CRC Status Token Conventions of DDR50 .....	112
4.12.6.4 CRC16 of DDR50 .....	112
4.12.6.5 Data Access Timing example in DDR50 .....	113
4.12.6.6 Clock Control .....	113
4.12.6.7 Reset Command .....	113
4.12.6.8 CMD12 Timing .....	113
4.13 Speed Class Specification .....	114
4.13.1 Speed Class Specification for SDSC and SDHC .....	114
4.13.1.1 Allocation Unit (AU) .....	114
4.13.1.2 Recording Unit (RU) .....	114
4.13.1.3 Write Performance .....	115
4.13.1.4 Read Performance .....	116
4.13.1.5 Performance Curve Definition .....	116
4.13.1.6 Speed Class Definition .....	117
4.13.1.7 Consideration for Inserting FAT Update during Recording .....	118
4.13.1.7.1 Measurement Condition to determine Average $T_{FW}$ .....	118
4.13.1.7.2 Maximum FAT Write Time .....	118



4.13.1.8 Measurement Conditions and Requirements of the Speed Class .....	119
4.13.1.8.1 Measurement Conditions .....	119
4.13.1.8.2 Requirements of the Performance Parameters for Each Speed Class .....	119
4.13.1.8.3 Requirements of SD File System .....	119
4.13.2 Speed Class Specification for SDXC .....	120
4.13.2.1 Speed Class Parameters .....	120
4.13.2.1.1 AU .....	120
4.13.2.1.2 RU .....	120
4.13.2.2 Write Performance .....	120
4.13.2.2.1 Measurement of Pw .....	120
4.13.2.2.2 Performance Move .....	121
4.13.2.3 Read Performance .....	121
4.13.2.4 FAT Update .....	121
4.13.2.5 CI (Continuous Information) Update .....	121
4.13.2.6 Distinction of Data Type .....	122
4.13.2.7 Measurement Conditions and Requirements of the Speed Class for SDXC .....	122
4.13.2.7.1 Measurement Conditions .....	122
4.13.2.7.2 Requirements of the Performance Parameters for Each Speed Class .....	123
4.13.2.7.3 Requirements of SD File System .....	123
4.13.2.8 Speed Class Control Command (CMD20) .....	123
4.13.2.8.1 Definition of Each Function .....	124
4.13.2.8.2 Requirements for Speed Class Host .....	124
4.13.2.9 Example of Speed Class Recording Sequence .....	124
4.13.3 Speed Grade Specification for UHS-I .....	126
4.13.4 Notes for Preparation Time of UHS-I Card .....	126
4.14 Erase Timeout Calculation .....	127
4.14.1 Erase Unit .....	127
4.14.2 Case Analysis of Erase Time Characteristics .....	127
4.14.3 Method for Erase Large Areas .....	128
4.14.4 Calculation of Erase Timeout Value Using the Parameter Registers .....	128
4.15 Set Block Count Command .....	129
<b>5. Card Registers .....</b>	<b>130</b>
5.1 OCR register .....	130
5.2 CID register .....	132
5.3 CSD Register .....	133
5.3.1 CSD_STRUCTURE .....	133
5.3.2 CSD Register (CSD Version 1.0) .....	134
5.3.3 CSD Register (CSD Version 2.0) .....	141
5.4 RCA register .....	144
5.5 DSR register (Optional) .....	144
5.6 SCR register .....	144
<b>6. SD Memory Card Hardware Interface .....</b>	<b>148</b>
6.1 Hot Insertion and Removal .....	149
6.2 Card Detection (Insertion/Removal) .....	149
6.3 Power Protection (Insertion/Removal) .....	150
6.4 Power Scheme .....	151
6.4.1 Power Up Sequence for SD Bus Interface .....	151
6.4.1.1 Power Up Time of Card .....	151
6.4.1.2 Power Up Time of Host .....	152
6.4.1.3 Power On or Power Cycle .....	152

6.4.1.4 Power Supply Ramp Up.....	152
6.4.1.5 Power Down and Power Cycle .....	152
6.4.2 Power Up Sequence for UHS-II Interface .....	153
6.4.2.1 Power Up Sequence of UHS-II Card .....	153
6.4.2.2 Power Up Sequence of UHS-II Host.....	153
6.5 Programmable Card Output Driver (3.3V Single End).....	154
6.6 Bus Operating Conditions for 3.3V Signaling .....	156
6.6.1 Threshold Level for High Voltage Range .....	156
6.6.2 Peak Voltage and Leakage Current .....	156
6.6.3 Current Consumption .....	156
6.6.4 Bus signal line load .....	157
6.6.5 Bus Signal Levels.....	157
6.6.6 Bus Timing (Default).....	158
6.6.7 Bus Timing (High-Speed Mode) .....	160
6.7 Driver Strength and Bus Timing for 1.8V Signaling .....	162
6.7.1 Output Driver Strength .....	162
6.7.1.1 4-Level Driver Strength .....	162
6.7.1.2 I/O Drive Strength Types.....	162
6.7.1.3 I/O Driver Target AC Characteristics .....	163
6.7.1.3.1 Requirement for Rise / Fall Time .....	163
6.7.1.3.2 Design Target for Ratio of Rise / Fall Time .....	163
6.7.1.3.3 Output Driver Test Circuit .....	164
6.7.1.4 Driver Strength Selection .....	164
6.7.1.5 How to Select Optimal Drive Strength.....	165
6.7.2 Bus Operating Conditions for 1.8V Signaling.....	165
6.7.2.1 Threshold Level for 1.8V Signaling .....	165
6.7.2.2 Leakage Current .....	165
6.7.3 Bus Timing Specification in SDR12, SDR25, SDR50 and SDR104 Modes .....	166
6.7.3.1 Clock Timing .....	166
6.7.3.2 Card Input Timing .....	166
6.7.3.3 Card Output Timing.....	167
6.7.3.3.1 Frequency Range Consideration.....	167
6.7.3.3.2 Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50) .....	167
6.7.3.3.3 Output Timing of Variable Window (SDR104) .....	168
6.7.4 Bus Timing Specification in DDR50 Mode.....	170
6.7.4.1 Clock Timing .....	170
6.7.4.2 Bus Timing for DDR50 .....	171
6.8 Electrical Static Discharge (ESD) Requirement.....	173
6.8.1 Discharge Models: .....	173
6.8.2 Test Items .....	173
6.8.3 Test Result Requirements: .....	173
<b>7. SPI Mode.....</b>	<b>174</b>
7.1 Introduction.....	174
7.2 SPI Bus Protocol .....	174
7.2.1 Mode Selection and Initialization.....	175
7.2.2 Bus Transfer Protection.....	177
7.2.3 Data Read .....	177
7.2.4 Data Write .....	178
7.2.5 Erase & Write Protect Management.....	179
7.2.6 Read CID/CSD Registers.....	180
7.2.7 Reset Sequence.....	180

**Physical Layer Specification Version 4.00**

7.2.8 Error Conditions .....	180
7.2.9 Memory Array Partitioning .....	180
7.2.10 Card Lock/Unlock .....	180
7.2.11 Application Specific Commands .....	180
7.2.12 Content Protection Command .....	181
7.2.13 Switch Function Command .....	181
7.2.14 High Speed Mode .....	181
7.2.15 Speed Class Specification .....	181
7.3 SPI Mode Transaction Packets .....	182
7.3.1 Command Tokens .....	182
7.3.1.1 Command Format .....	182
7.3.1.2 Command Classes .....	182
7.3.1.3 Detailed Command Description .....	184
7.3.1.4 Card Operation for CMD8 in SPI mode .....	189
7.3.2 Responses .....	190
7.3.2.1 Format R1 .....	190
7.3.2.2 Format R1b .....	190
7.3.2.3 Format R2 .....	191
7.3.2.4 Format R3 .....	192
7.3.2.5 Formats R4 & R5 .....	192
7.3.2.6 Format R7 .....	192
7.3.3 Control Tokens .....	193
7.3.3.1 Data Response Token .....	193
7.3.3.2 Start Block Tokens and Stop Tran Token .....	193
7.3.3.3 Data Error Token .....	194
7.3.4 Clearing Status Bits .....	194
7.4 Card Registers .....	195
7.5 SPI Bus Timing Diagrams .....	196
7.5.1 Command/Response .....	197
7.5.1.1 Host Command to Card Response - Card is ready .....	197
7.5.1.2 Host Command to Card Response - card is busy .....	197
7.5.1.3 Card Response to Host Command .....	197
7.5.2 Data Read .....	198
7.5.2.1 Timing of Single Block Read Operation .....	198
7.5.2.2 Stop Transmission Timing of Multiple Block Read Operation .....	198
7.5.2.3 Reading the CSD or CID register .....	198
7.5.3 Data Write .....	199
7.5.3.1 Timing of Multiple Block Write Operation .....	199
7.5.3.2 Stop Transmission Timing of Multiple Block Write Operation .....	199
7.5.4 Timing Values .....	200
7.6 SPI Electrical Interface .....	200
7.7 SPI Bus Operating Conditions .....	200
7.8 Bus Timing .....	200

**8. Sections Effective to SD I/F Mode and UHS-II Mode .....** **201**

**Appendix A (Normative) : Reference .....** **204**

A.1 Related Documentation .....	204
---------------------------------	-----

**Appendix B (Normative) : Special Terms .....** **205**

B.1 Terminology .....	205
B.2 Abbreviations .....	205

<b>Appendix C (Informative) : Examples for Fixed Delay UHS-I Host Design .....</b>	<b>208</b>
C.1 Internal Clock Delay Method .....	208
C.1.1 Creation of Loopback Clock .....	208
<b>Appendix D : UHS-I Tuning Procedure.....</b>	<b>209</b>
D.1 UHS-I Tuning Procedure.....	209
<b>Appendix E : Host Power Delivery Network (PDN) Design Guide .....</b>	<b>210</b>
E.1 Supporting Hot Insertion .....	210
E.2 Decoupling Capacitors .....	212
E.3 UHS-II Host Decoupling Capacitors.....	213

## Table of Figures

Figure 1-1: SD Specifications Documentation Structure .....	1
Figure 3-1: SD Memory Card System Bus Topology .....	7
Figure 3-2: SD Memory Card System (SPI Mode) Bus Topology .....	8
Figure 3-3 : UHS-II Bus Topologies .....	8
Figure 3-4: "no response" and "no data" Operations .....	9
Figure 3-5: (Multiple) Block Read Operation .....	9
Figure 3-6: (Multiple) Block Write Operation .....	10
Figure 3-7: Command Token Format .....	10
Figure 3-8: Response Token Format .....	10
Figure 3-9: Data Packet Format - Usual Data .....	11
Figure 3-10: Data Packet Format - Wide Width Data .....	12
Figure 3-11: SD Memory Card Shape and Interface (Top View) .....	13
Figure 3-12: SD Memory Card Architecture .....	14
Figure 3-13 : UHS-II Card Shape and Interface (Top View) .....	15
Figure 3-14 : UHS-I Card Type Modes of Operation versus Frequency Range .....	17
Figure 3-15 : UHS-I Card Type Modes of Operation versus Throughput .....	18
Figure 3-16 : Command Sequence to Use UHS-I .....	19
Figure 3-17 : Host and Card Block Diagram .....	20
Figure 3-18 : Throughput of UHS156 UHS-II Card .....	22
Figure 3-19 : UHS-II Interface Detection .....	23
Figure 3-20 : UHS-II Interface Initialization .....	24
Figure 3-21 : UHS-II Interface Deactivation .....	24
Figure 4-1: SD Memory Card State Diagram (card identification mode) .....	28
Figure 4-2: Card Initialization and Identification Flow (SD mode) .....	30
Figure 4-3 : Argument of ACMD41 .....	31
Figure 4-4 : Response of ACMD41 .....	31
Figure 4-5 : ACMD41 Timing Followed by Voltage Switch Sequence .....	32
Figure 4-6 : UHS-I Host Initialization Flow Chart .....	32
Figure 4-7 : Signal Voltage Switch Sequence .....	33
Figure 4-8 : Error Indication Timing .....	34
Figure 4-9 : Voltage Switch Command .....	35
Figure 4-10 : Send Tuning Block Command .....	35
Figure 4-11 : Tuning Block on DAT[3:0] .....	36
Figure 4-12 : An Example of UHS-I System Block Diagram .....	37
Figure 4-13: SD Memory Card State Diagram (data transfer mode) .....	38
Figure 4-14: Use of Switch Command .....	53
Figure 4-15: Busy Status of 'Command System' .....	59
Figure 4-16: CMD12 during CMD6; Case 1 .....	61
Figure 4-17: CMD12 during CMD6; Case 2 .....	61
Figure 4-18: Example of Switch Function flow .....	62
Figure 4-19: Switching Function Flow .....	63
Figure 4-20: CRC7 Generator/Checker .....	70
Figure 4-21: CRC16 Generator/Checker .....	71
Figure 4-22: Write Protection Hierarchy .....	100
Figure 4-23: Identification Timing (Card Identification Mode) .....	101
Figure 4-24: SEND_RELATIVE_ADDR Timing .....	101
Figure 4-25: Command Response Timing (Data Transfer Mode) .....	102
Figure 4-26: Timing of Response End to Next CMD Start (Data Transfer Mode) .....	102
Figure 4-27: Timing of Command Sequences (All Modes) .....	102

Figure 4-28: Timing of Single Block Read Command .....	103
Figure 4-29: Timing of Multiple Block Read Command .....	103
Figure 4-30 : Timing of Stop Command (CMD12, Data Transfer Mode) .....	103
Figure 4-31: Timing of Single Block Write Command .....	104
Figure 4-32: Timing of Multiple Block Write Command .....	105
Figure 4-33: Stop Transmission Received during Data Transfer from the Host .....	105
Figure 4-34: Stop Transmission Received during CRC Status .....	105
Figure 4-35: Stop Transmission Received during Busy of the Last Data Block .....	106
Figure 4-36: Stop Transmission Received while DAT is Tri-state .....	106
Figure 4-37 : Timing of Single Block Write Command .....	108
Figure 4-38 : Clock Stop Timing at Block Gap in Read Operation .....	108
Figure 4-39 : Border Timing of CMD12 in Write Operation .....	109
Figure 4-40 : Border Timing of CMD12 in Read Operation .....	109
Figure 4-41 : Data Packet Format in DDR50 mode – Usual Data .....	111
Figure 4-42 : Data Packet Format in DDR50 mode – Wide Width Data .....	112
Figure 4-43 : CRC Status Token in DDR50 Mode .....	112
Figure 4-44 : CRC16 in DDR50 Mode .....	113
Figure 4-45 : Timing of Single Block Read Command in DDR50 Mode .....	113
Figure 4-46: Overview of Speed Class Specification .....	114
Figure 4-47: Definition of Allocation Unit (AU) .....	114
Figure 4-48 : Example of Writing Fragmented AU .....	115
Figure 4-49: Card Performances between 16 RUs .....	116
Figure 4-50: Three Performance Curves .....	118
Figure 4-51: Typical Sequence of FAT Update .....	118
Figure 4-52 : Measurement of Pw (AU size is larger than 4MB) .....	121
Figure 4-53 : Timing and Command Argument of CMD20 .....	123
Figure 4-54 : Example of Speed Class Recording .....	125
Figure 4-55: Example Erase Characteristics (Case 1 TOFFSET=0) .....	127
Figure 4-56: Example Erase Characteristics (Case 2 TOFFSET=2) .....	128
Figure 4-57 : Set Block Count Command .....	129
Figure 5-1: ERASE_BLK_EN = 0 Example .....	138
Figure 5-2: ERASE_BLK_EN = 1 Example .....	138
Figure 6-1: Bus Circuitry Diagram .....	148
Figure 6-2: Improper Power Supply .....	150
Figure 6-3: Short Circuit Protection .....	150
Figure 6-4: Power-up Diagram of Card .....	151
Figure 6-5 : Power Up Diagram of Host .....	152
Figure 6-6 : Power Up Sequence of UHS-II Device .....	153
Figure 6-7 : Power Up Sequence of UHS-II Host .....	153
Figure 6-8: SD Memory Card Bus Driver .....	155
Figure 6-9: Bus Signal Levels .....	157
Figure 6-10: Card Input Timing (Default Speed Card) .....	158
Figure 6-11: Card Output Timing (Default Speed Mode) .....	158
Figure 6-12: Card Input Timing (High Speed Card) .....	160
Figure 6-13: Card Output Timing (High Speed Mode) .....	160
Figure 6-14 : Outputs Test Circuit for Rise/Fall Time Measurement .....	164
Figure 6-156-16 : Clock Signal Timing .....	166
Figure 6-17 : Card Input Timing .....	166
Figure 6-18 : Fixed Output Data Window .....	167
Figure 6-19 : Output Timing of Fixed Data Window .....	168
Figure 6-20 : Output Timing of Variable Data Window .....	168
Figure 6-21 : $\Delta t_{OP}$ Consideration for Variable Data Window Mode .....	169
Figure 6-22 : Clock Signal Timing .....	170

Figure 6-23 : Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode .....	171
Figure 7-1 : SD Memory Card State Diagram (SPI mode).....	175
Figure 7-2: SPI Mode Initialization Flow .....	176
Figure 7-3: Single Block Read Operation .....	177
Figure 7-4: Read Operation - Data Error .....	178
Figure 7-5: Multiple Block Read Operation.....	178
Figure 7-6: Single Block Write Operation .....	178
Figure 7-7: Multiple Block Write Operation .....	179
Figure 7-8: 'No data' Operations.....	179
Figure 7-9: R1 Response Format .....	190
Figure 7-10: R2 Response Format .....	191
Figure 7-11: R3 Response Format .....	192
Figure 7-12: R7 Response Format .....	192
Figure 7-13: Data Error Token .....	194
Figure 7-14: Basic Command Response.....	197
Figure 7-15: Command Response with Busy Indication (R1b).....	197
Figure 7-16: Timing between Card Response to new Host Command.....	197
Figure 7-17: Read Single Block Operations - Bus Timing.....	198
Figure 7-18: Stop Transmission in Read Multiple Block .....	198
Figure 7-19: Read CSD/CID - Bus Timing .....	198
Figure 7-20: Write Operation - Bus Timing .....	199
Figure 7-21: Stop Transmission in Write Multiple Block.....	199
Figure C- 1 : Delayed Internal Clock Method.....	208
Figure C- 2 : Loopback Clock Method .....	208
Figure E- 1 : Capacitance Connected to Power Line.....	210
Figure E- 2 : Recommended power delivery .....	212
Figure E- 3 : General UHS-II Host Decoupling Capacitors .....	213

## Table of Tables

Table 3-1: SD Memory Card Pad Assignment .....	13
Table 3-2: SD Memory Card Registers .....	14
Table 3-3 : UHS-II Interface Pad Assignment .....	15
Table 3-4 : Register Setting Requirements for ROM Card .....	16
Table 3-5 : UHS-I Host and Card Combinations .....	18
Table 3-6 : Bus Speed Modes.....	21
Table 3-7 : Bus Speed Mode Option / Mandatory .....	21
Table 3-8 : UHS-II Host and Card Combinations .....	22
Table 3-9 : Bus Speed Modes.....	25
Table 3-10 : Bus Speed Mode Option / Mandatory .....	25
Table 4-1: Overview of Card States vs. Operation Modes .....	26
Table 4-2 : S18R and S18A Combinations .....	33
Table 4-3 : Tuning Block Pattern.....	36
Table 4-4: Read Command Blocklen .....	41
Table 4-5: Write Command Blocklen .....	41
Table 4-6: Lock Card Data Structure .....	44
Table 4-7: Lock Unlock Function (Basic Sequence for CMD42).....	47
Table 4-8: Force Erase Function to the Locked Card (Relation to the Write Protects).....	48
Table 4-9: Relation between ACMD6 and the Lock/Unlock State .....	49
Table 4-10: Version Difference of Lock/Unlock Functions.....	50
Table 4-11: Available Functions .....	55
Table 4-12 : Power Limit of UHS-II Card .....	56
Table 4-13: Status Data Structure .....	59
Table 4-14: Data Structure Version .....	59
Table 4-15: Status Code of Mode 0 to Supported Function Group .....	60
Table 4-16: Status Code of Mode 1 to Supported Function Group .....	60
Table 4-17: Status Code of Mode 0 and 1 to Unsupported Function Group .....	60
Table 4-18: Format of CMD8 .....	67
Table 4-19: Card Operation for CMD8 in SD Mode .....	68
Table 4-20: Command Format.....	74
Table 4-21: Card Command Classes (CCCs) in SD Mode .....	76
Table 4-22: Basic Commands (class 0).....	78
Table 4-23: Block-Oriented Read Commands (class 2).....	79
Table 4-24: Block-Oriented Write Commands (class 4).....	79
Table 4-25: Block Oriented Write Protection Commands (class 6) .....	80
Table 4-26: Erase Commands (class 5) .....	80
Table 4-27: Lock Card (class 7).....	81
Table 4-28: Application-Specific Commands (class 8) .....	81
Table 4-29: I/O Mode Commands (class 9) .....	81
Table 4-30: Application Specific Commands used/reserved by SD Memory Card .....	83
Table 4-31: Switch Function Commands (class 10).....	84
Table 4-32: Function Extension Commands (class 11).....	84
Table 4-33 : Difference of SD Commands Definition in UHS-II.....	84
Table 4-34: Card State Transition Table.....	86
Table 4-35: Response R1 .....	87
Table 4-36: Response R2 .....	87
Table 4-37: Response R3 .....	88
Table 4-38: Response R6 .....	88
Table 4-39: Response R7 .....	89
Table 4-40: Voltage Accepted in R7.....	89



**Physical Layer Specification Version 4.00**

Table 4-41: Card Status .....	92
Table 4-42: Card Status Field/Command - Cross Reference .....	93
Table 4-43: SD Status .....	94
Table 4-44: Speed Class Code Field .....	95
Table 4-45: Performance Move Field .....	95
Table 4-46: AU_SIZE Field .....	96
Table 4-47: Maximum AU size .....	96
Table 4-48: Erase Size Field .....	96
Table 4-49: Erase Timeout Field .....	97
Table 4-50: Erase Offset Field .....	97
Table 4-51: UHS_SPEED_GRADE Field .....	98
Table 4-52: UHS_AU_SIZE Field .....	98
Table 4-53: Timing Diagram Symbols .....	101
Table 4-54: Timing Values (Except SDR50 and SDR104) .....	107
Table 4-55 : Timing Values for SDR50, DDR50 and SDR104 Modes .....	110
Table 4-56: Measurement Condition of Speed Class (SDSC and SDHC) .....	119
Table 4-57: Performance Requirements for Each Class (SDSC and SDHC) .....	119
Table 4-58 : Measurement Conditions of Speed Class (SDXC) .....	122
Table 4-59 : Performance Requirements for Each Class (SDXC) .....	123
Table 4-60 : Speed Grade Specification for UHS-I .....	126
Table 5-1: OCR Register Definition .....	131
Table 5-2: The CID Fields .....	132
Table 5-3: CSD Register Structure .....	133
Table 5-4: The CSD Register Fields (CSD Version 1.0) .....	134
Table 5-5: TAAC Access Time Definition .....	135
Table 5-6: Maximum Data Transfer Rate Definition .....	135
Table 5-7: Supported Card Command Classes .....	136
Table 5-8: Data Block Length .....	136
Table 5-9: DSR Implementation Code Table .....	137
Table 5-10: VDD, min Current Consumption .....	137
Table 5-11: VDD, max Current Consumption .....	137
Table 5-12: Multiply Factor for the Device Size .....	138
Table 5-13: R2W_FACTOR .....	139
Table 5-14: Data Block Length .....	139
Table 5-15: File Formats .....	140
Table 5-16: The CSD Register Fields (CSD Version 2.0) .....	141
Table 5-17: The SCR Fields .....	144
Table 5-18: SCR Register Structure Version .....	144
Table 5-19: Physical Layer Specification Version .....	145
Table 5-20: CPRM Security Version .....	146
Table 5-21: SD Memory Card Supported Bus Widths .....	147
Table 5-22 : Extended Security .....	147
Table 5-23 : Command Support Bits .....	147
Table 6-1: DSR Register Contents .....	154
Table 6-2: Threshold Level for High Voltage .....	156
Table 6-3: Peak Voltage and Leakage Current .....	156
Table 6-4: Bus Operating Conditions - Signal Line's Load .....	157
Table 6-5: Bus Timing - Parameters Values (Default Speed) .....	159
Table 6-6: Bus Timing - Parameters Values (High Speed) .....	161
Table 6-7 : I/O Driver Strength Types .....	163
Table 6-8 : I/O Driver Design Target .....	163
Table 6-9 : Design Target for Ratio of Rise / Fall Time .....	163
Table 6-10 : Card Capacitance Range .....	164

**Physical Layer Specification Version 4.00**

Table 6-11 : Output Driver Type Support Bits.....	164
Table 6-12 : Approximation of Total Capacitance for Each of Drive Strength.....	165
Table 6-13 : Threshold Level for 1.8V Signaling.....	165
Table 6-14 : Input Leakage Current.....	165
Table 6-15 : Clock Signal Timing.....	166
Table 6-16 : SDR50 and SDR104 Input Timing.....	166
Table 6-17 : Output Timing of Fixed Data Window.....	168
Table 6-18 : Output Timing of Variable Data Window.....	168
Table 6-19 : Clock Signal Timing.....	170
Table 6-20 : Bus Timings – Parameters Values (DDR50 mode).....	172
Table 7-1: Command Format.....	182
Table 7-2: Command Classes in SPI Mode.....	183
Table 7-3: Commands and Arguments.....	187
Table 7-4: Application Specific Commands used/reserved by SD Memory Card - SPI Mode.....	188
Table 7-5: Card Operation for CMD8 in SPI Mode.....	189
Table 7-6: SPI Mode Status Bits.....	195
Table 7-7: Timing Values.....	200
Table 8-1 : 1. Sections Effective to SD I/F Mode and UHS-II Mode.....	203

## 1. General Description


SD Memory Card is a memory card that is specifically designed to meet the security, capacity, performance, and environment requirements inherent in newly emerging audio and video consumer electronic devices. The SD Memory Card will include a content protection mechanism that complies with the security of the SDMI standard and will be faster and capable of higher Memory capacity. The SD Memory Card security system uses mutual authentication and a "new cipher algorithm" to protect against illegal usage of the card content. A Non-secure access to the user's own content is also available.

SD memory cards may also support a second security system based on commonly used standards, such as ISO-7816, which can be used to interface the SD memory card into public networks and other systems supporting mobile e-commerce and digital signature applications.

In addition to the SD Memory Card, there is the SD I/O (SDIO) Card. The SDIO Card specification is defined in a separate specification named: "SDIO Card Specification" that can be obtained from the SD Association. The SDIO Specification defines an SD card that may contain interfaces between various I/O units and an SD Host. The SDIO card may contain memory storage capability as well as its I/O functionality. The Memory portion of SDIO card shall be fully compatible to the given Physical Layer Specification. The SDIO card is based on and compatible with the SD Memory card. This compatibility includes mechanical, electrical, power, signalling, and software. The intent of the SD I/O card is to provide high-speed data I/O with low power consumption for mobile electronic devices. A primary goal is that an I/O card inserted into a non-SDIO aware host will cause no physical damage or disruption of that device or its software. In this case, the I/O card should simply be ignored. Once inserted into an SDIO aware host, the detection of the card will be via the normal means described in the given Physical Layer Specification with some extensions that are described in the SDIO Specification.

The SD Memory Card communication is based on an advanced 9-pin interface (Clock, Command, 4xData and 3xPower lines) designed to operate in at maximum operating frequency of 50 MHz and low voltage range. The communication protocol is defined as a part of this specification.

The SD Specifications are divided into several documents. The SD Specifications documentation structure is given in Figure 1-1.



**Figure 1-1: SD Specifications Documentation Structure**

- **Audio Specification:**

This specification, along with other application specifications, describes the specification of a specific application (in this case - Audio Application) and the requirements to implement it.

- **File System Specification:**

The specification describes the specification of the file format structure of the data saved in the SD Memory Card (in User Area and Protected Area).

- **Security Specification:**

The specification describes the content protection mechanism and the application-specific commands that support it.

- **Physical Layer Specification (this document):**

The specification describes the physical interface and the command protocol used by the SD Memory Card. The purpose of the Physical Layer specification is to define the SD Memory Card, its environment, and handling.

The document is divided into several portions. Chapter 3 gives a general overview of the system concepts. The common SD Memory Card characteristics are described in Chapter 4. As this description defines an overall set of card properties, we recommend using the product documentation in parallel. The card registers are described in Chapter 5.

Chapter 6 defines the electrical parameters of the SD Memory Card's hardware interface.

Mechanical Specification described in Chapter 8 in Version 2.00 is moved to the Standard Size Mechanical Addendum.

There are three mechanical addenda depend on form factors.

- (1) Standard Size Mechanical Addendum
- (2) miniSD Mechanical Addendum
- (3) microSD Mechanical Addendum

UHS-II Interface Specification is defined by the UHS-II Addendum.

Un-removable memory device for embedded application is defined by the eSD Addendum.

As used in this document, "shall" or "will" denote a mandatory provision of the standard. "Should" denotes a provision that is recommended but is not mandatory. "May" denotes a feature, which may or may not be present—at the option of the implementer—and whose presence does not preclude compliance.

- **Mc-EX Interface Specification:** (This section was added in version 1.10)

Part A1 of the SD memory card specification (Refer to Figure 1-1) serves as an extension to the SD card Physical Layer Specification and provides all of the definitions required to transfer the Mobile Commerce Extension (Mc-EX) command packets from the Mc-EX host to the Mc-EX enabled SD memory card, and vice versa.

- **SDIO Specification**

SDIO card and embedded SDIO are specified based on the Physical Layer Specification and modifications and extensions are described in the Part E1 SDIO Specification.

## 2. System Features

- Targeted for portable and stationary applications
- Capacity of Memory
  - (1) Standard Capacity SD Memory Card (SDSC): Up to and including 2 GB
  - (2) High Capacity SD Memory Card (SDHC): More than 2GB and up to and including 32GB
  - (3) Extended Capacity SD Memory Card (SDXC): More than 32GB and up to and including 2TB
- Voltage range:
  - High Voltage SD Memory Card – Operating voltage range: 2.7-3.6 V
  - UHS-II SD Memory Card – Operating voltage range VDD1: 2.7-3.6 V, VDD2: 1.70-1.95V
- Designed for read-only and read/write cards.
- Bus Speed Mode (using 4 parallel data lines)
  - (1) Default Speed mode: 3.3V signaling, Frequency up to 25 MHz, up to 12.5 MB/sec
  - (2) High Speed mode: 3.3V signaling, Frequency up to 50 MHz, up to 25 MB/sec
  - (3) SDR12: UHS-I 1.8V signaling, Frequency up to 25 MHz, up to 12.5MB/sec
  - (4) SDR25: UHS-I 1.8V signaling, Frequency up to 50 MHz, up to 25MB/sec
  - (5) SDR50: UHS-I 1.8V signaling, Frequency up to 100 MHz, up to 50MB/sec
  - (6) SDR104: UHS-I 1.8V signaling, Frequency up to 208 MHz, up to 104MB/sec
  - (7) DDR50: UHS-I 1.8V signaling, Frequency up to 50 MHz, sampled on both clock edges, up to 50MB/sec
  - (8) UHS156: UHS-II RCLK Frequency Range 26MHz - 52MHz, up to 1.56Gbps per lane.
- Switch function command supports Bus Speed Mode, Command System, Drive Strength, and future functions
- Correction of memory field errors
- Card removal during read operation will never harm the content
- Content Protection Mechanism - Complies with highest security of SDMI standard.
- Password Protection of cards (CMD42 - LOCK\_UNLOCK)
- Write Protect feature using mechanical switch
- Built-in write protection features (permanent and temporary)
- Card Detection (Insertion/Removal)
- Application specific commands
- Comfortable erase mechanism

- Protocol attributes of the communication channel:

<b>SD Memory Card Communication Channel</b>
Six-wire communication channel (clock, command, 4 data lines)
Error-protected data transfer
Single or Multiple block oriented data transfer

- SD Memory Card Form-factor

There are three Part 1 mechanical addenda as follows:

Standard Size SD Memory Card: Specified in "Part 1 Standard Size SD Card Addendum"

miniSD Memory Card: Specified in "Part 1 miniSD Card Addendum"

microSD Memory Card: Specified in "Part 1 microSD Card Addendum"

- Standard Size SD Memory Card thickness is defined as both 2.1 mm (normal) and 1.4 mm (Thin SD Memory Card).

### 3. SD Memory Card System Concept

The SD Memory Card provides application designers with a low cost mass storage device, implemented as a removable card that supports a high security level for content protection and a compact, easy-to-implement interface.

SD Memory Cards can be grouped into several card classes that differ in the functions they provide (given by the subset of SD Memory Card system commands).

An SD Memory Card system includes the SD Memory Card (or several cards) the bus and their Host/Application. The Host and Application specification is beyond the scope of this document. The following sections provide an overview of the card, bus topology, and communication protocols of the SD Memory Card system. The content protection (security) system description is given in "SD Memory Card Security Specification" document.

#### 3.1 Read-Write Property

In terms of read-write property, two types of SD Memory Cards are defined:

- Read/Write (RW) cards (Flash, One Time Programmable - OTP, Multiple Time Programmable - MTP). These cards are typically sold as blank (empty) media and are used for mass data storage, end user video, audio or digital image recording
- Read Only Memory (ROM) cards. These cards are manufactured with fixed data content. They are typically used as a distribution media for software, audio, video etc.

#### 3.2 Supply Voltage

In terms of operating supply voltage, two types of SD Memory Cards are defined:

- High Voltage SD Memory Cards that can operate the voltage range of 2.7-3.6 V.
- UHS-II SD Memory Card that can operate the voltage ranges VDD1: 2.7-3.6 V, VDD2: 1.70-1.95V

#### 3.3 Card Capacity

##### 3.3.1 User Area and Protected Area

SD Memory Card has two accessible independent areas: User Area and Protected Area. User Area is main memory area and Protected Area can be accessed by the authentication defined by the Part 3 Security Specification. Card Capacity means the sum of User Area Capacity and Protected Area Capacity.

##### 3.3.2 Card Capacity Classification

In terms of card capacity, three types of SD Memory Cards are defined:

- Standard Capacity SD Memory Card (SDSC) supports capacity up to and including 2 G bytes ( $2^{31}$  bytes). All versions of the Physical Layer Specifications define the Standard Capacity SD Memory Card.
- High Capacity SD Memory Card (SDHC) supports capacity more than 2 G bytes ( $2^{31}$  bytes) up to 32 G bytes and is defined from the Physical Layer Specification Version 2.00.
- Extended Capacity SD Memory Card (SDXC) supports more than 32 G bytes ( $2^{35}$  bytes) up to 2TB.

**Note:**

1. The Part 1 Physical Layer Specification Version 3.00 or later and Part 2 File System Specification Version 3.00 or later allow Standard Capacity SD Memory Cards to have capacity up to and including 2 GB, High Capacity SD Memory Cards to have capacity up to and including 32 GB and Extended Capacity SD Memory Card to have capacity up to 2 TB.

2. Hosts that can access (read and/or write) SD Memory Cards with a capacity greater than 2 GB and up to and including 32 GB, shall also be able to access SD Memory Cards with a capacity of 2 GB or less.
3. Hosts that can access (read and/or write) SD Memory Cards with a capacity greater than 32 GB and up to 2 TB, shall also be able to access SD Memory Cards with a capacity of 32 GB or less.

### 3.4 Speed Class

Five Speed Classes are defined and indicate minimum performance of the cards

- Class 0 - These class cards do not specify performance. It includes all the legacy cards prior to the Physical Layer Specification Version 2.00, regardless of its performance
- Class 2 is more than or equal to 2 MB/sec performance (Default Speed Mode)
- Class 4 is more than or equal to 4 MB/sec performance (Default Speed Mode)
- Class 6 is more than or equal to 6 MB/sec performance (Default Speed Mode)
- Class 10 is more than or equal to 10 MB/sec performance (High Speed Mode)

High and Extended Capacity SD Memory Cards shall support Speed Class Specification and have performance more than or equal to Class 2.

Note that the unit of performance [MB/sec] indicates 1000x1000 [Byte/sec] while the unit of data size [MB] indicates 1024x1024 [Byte]. This is because the maximum SD Bus speed is specified by the maximum SD clock frequency (25 [MB/sec] = 25000000 [Byte/sec] at 50 MHz) and data size is based on memory boundary (power of 2).

### 3.5 Bus Topology

The SD Memory Card system defines three communication protocols: SD, SPI and UHS-II. The host system can choose one of these modes. The card detects which mode is requested by the host just after the power up. Common SD bus signals for multiple card slots are not recommended. A single SD bus should connect a single removable SD card. UHS-II supports multiple devices connection by Ring or Hub topology (Refer to Section 3.5.3).


#### 3.5.1 SD Bus

In default speed, the SD Memory Card bus has a single master (application), multiple slaves (cards), synchronous star topology (refer to Figure 3-1). In high speed and UHS-I, the SD Memory Card bus has a single master (application) single slave (card), synchronous point to point topology. Clock, power and ground signals are common to all cards. Command (CMD) and data (DAT0 - DAT3) signals are dedicated to each card providing continues point to point connection to all the cards.

During initialization process commands are sent to each card individually, allowing the application to detect the cards and assign logical addresses to the physical slots. Data is always sent (received) to (from) each card individually. However, in order to simplify the handling of the card stack, after the initialization process, all commands may be sent concurrently to all cards. Addressing information is provided in the command packet.

SD bus allows dynamic configuration of the number of data lines. After power up, by default, the SD Memory Card will use only DAT0 for data transfer. After initialization the host can change the bus width (number of active data lines). This feature allows easy trade off between HW cost and system performance. **Note that while DAT1 to DAT3 are not in use, the related Host's DAT lines should be in tri-state (input mode). For SDIO cards DAT1 and DAT2 are used for signaling.**





**Figure 3-1: SD Memory Card System Bus Topology**

The SD bus includes the following signals:

<b>CLK:</b>	Host to card clock signal
<b>CMD:</b>	Bidirectional Command/Response signal
<b>DAT0 - DAT3:</b>	4 Bidirectional data signals.
<b>VDD, VSS1, VSS2:</b>	Power and ground signals.

### 3.5.2 SPI Bus


The SPI compatible communication mode of the SD Memory Card is designed to communicate with a SPI channel, commonly found in various microcontrollers in the market. The interface is selected during the first reset command after power up and cannot be changed as long as the part is powered on.

The SPI standard defines the physical link only, and not the complete data transfer protocol. The SD Memory Card SPI implementation uses the same command set of the SD mode. From the application point of view, the advantage of the SPI mode is the capability of using an off-the-shelf host, hence reducing the design-in effort to minimum. The disadvantage is the loss of performance, relatively to the SD mode which enables the wide bus option.

The SD Memory Card SPI interface is compatible with SPI hosts available on the market. As any other SPI device the SD Memory Card SPI channel consists of the following four signals:

<b>CS:</b>	Host to card Chip Select signal.
<b>CLK:</b>	Host to card clock signal
<b>DataIn:</b>	Host to card data signal.
<b>DataOut:</b>	Card to host data signal.

Another SPI common characteristic is byte transfers, which is implemented in the card as well. All data tokens are multiples of bytes (8 bit) and always byte aligned to the CS signal.



**Figure 3-2: SD Memory Card System (SPI Mode) Bus Topology**


The card identification and addressing methods are replaced by a hardware Chip Select (CS) signal. There are no broadcast commands. For every command, a card (slave) is selected by asserting (active low) the CS signal (see Figure 3-2).

The CS signal shall be continuously active for the duration of the SPI transaction (command, response and data). The only exception occurs during card programming, when the host can de-assert the CS signal without affecting the programming process.

The SPI interface uses the 7 out of the SD 9 signals (DAT1 and DAT 2 are not used, DAT3 is the CS signal) of the SD bus.

### 3.5.3 UHS-II Bus

There are two methods to connect multiple UHS-II devices using UHS-II interface. One is "Ring Connection" the other is "HUB connection" (HUB Specification is not defined in this document). Removable Slot shall be connected with both SD 4-bit mode and UHS-II bus.



**Figure 3-3 : UHS-II Bus Topologies**

## 3.6 Bus Protocol

### 3.6.1 SD Bus Protocol

Communication over the SD bus is based on command and data bit streams that are initiated by a start bit and terminated by a stop bit.

- **Command:** a command is a token that starts an operation. A command is sent from the host either to a single card (addressed command) or to all connected cards (broadcast command). A command is transferred serially on the CMD line.
- **Response:** a response is a token that is sent from an addressed card, or (synchronously) from all connected cards, to the host as an answer to a previously received command. A response is transferred serially on the CMD line.
- **Data:** data can be transferred from the card to the host or vice versa. Data is transferred via the data lines.




Figure 3-4: "no response" and "no data" Operations

Card addressing is implemented using a session address, assigned to the card during the initialization phase. The structure of commands, responses and data blocks is described in Chapter 4. The basic transaction on the SD bus is the command/response transaction (refer to Figure 3-4). This type of bus transaction transfers their information directly within the command or response structure. In addition, some operations have a data token.

Data transfers to/from the SD Memory Card are done in blocks. Data blocks are always succeeded by CRC bits. Single and multiple block operations are defined. Note that the Multiple Block operation mode is better for faster write operation. A multiple block transmission is terminated when a stop command follows on the CMD line. Data transfer can be configured by the host to use single or multiple data lines.




Figure 3-5: (Multiple) Block Read Operation

The block write operation uses a simple busy signaling of the write operation duration on the DAT0 data line (see Figure 3-6) regardless of the number of data lines used for transferring the data.




Figure 3-6: (Multiple) Block Write Operation

Command tokens have the following coding scheme:




Figure 3-7: Command Token Format

Each command token is preceded by a start bit (0) and succeeded by an end bit (1). The total length is 48 bits. Each token is protected by CRC bits so that transmission errors can be detected and the operation may be repeated.

Response tokens have one of four coding schemes, depending on their content. The token length is either 48 or 136 bits. The detailed commands and response definition is given in Chapter 4.7. The CRC protection algorithm for block data is a 16-bit CCITT polynomial. All allowed CRC types are described in Chapter 4.5.




Figure 3-8: Response Token Format


In the CMD line the Most Significant Bit (MSB) is transmitted first, the Least Significant Bit (LSB) is the last.

When the wide bus option is used, the data is transferred 4 bits at a time (refer to Figure 3-10). Start and end bits, as well as the CRC bits, are transmitted for every one of the DAT lines. CRC bits are calculated and checked for every DAT line individually. The CRC status response and Busy indication will be sent by the card to the host on DAT0 only (DAT1-DAT3 during that period are don't care).

There are two types of Data packet format for the SD card.


- (1) Usual data (8-bit width): The usual data (8-bit width) are sent in LSB (Least Significant Byte) first, MSB (Most Significant Byte) last sequence. But in the individual byte, it is MSB (Most Significant Bit) first, LSB (Least Significant Bit) last.
- (2) Wide width data (SD Memory Register): The wide width data is shifted from the MSB bit.

#### 1. Data Packet Format for Usual Data (8-bit width)



**Figure 3-9: Data Packet Format - Usual Data**

## 2. Data Packet Format for Wide Width Data (Ex. ACMD13)



**Figure 3-10: Data Packet Format - Wide Width Data**

### 3.6.2 SPI Bus Protocol

Details of the SPI Bus protocol are described in Chapter 7.


### 3.6.3 UHS-II Bus Protocol

UHS-II Bus protocol is defined in the UHS-II Addendum.

## 3.7 SD Memory Card–Pins and Registers

### 3.7.1 SD Bus Pin Assignment

The SD Memory Card has the form factor 24 mm x 32 mm x 2.1 mm or 24 mm x 32 mm x 1.4 mm.



**Figure 3-11: SD Memory Card Shape and Interface (Top View)**

Figure 3-11 shows the general shape of Standard Size and interface contacts of the SD Memory Card. The detailed physical dimensions and mechanical description are given in Part 1 Mechanical Addenda. Table 3-1 defines the card contacts:

Pin #	SD Mode			SPI Mode		
	Name	Type <sup>1</sup>	Description	Name	Type <sup>1</sup>	Description
1	CD/DAT3 <sup>2</sup>	I/O/PP <sup>3</sup>	Card Detect/ Data Line [Bit 3]	CS	I <sup>3</sup>	Chip Select (neg true)
2	CMD	I/O/PP	Command/Response	DI	I	Data In
3	VSS1	S	Supply voltage ground	VSS	S	Supply voltage ground
4	VDD	S	Supply voltage	VDD	S	Supply voltage
5	CLK	I	Clock	SCLK	I	Clock
6	VSS2	S	Supply voltage ground	VSS2	S	Supply voltage ground
7	DAT0	I/O/PP	Data Line [Bit 0]	DO	O/PP	Data Out
8	DAT1 <sup>4</sup>	I/O/PP	Data Line [Bit 1]	RSV		
9	DAT2 <sup>5</sup>	I/O/PP	Data Line [Bit 2]	RSV		

1) S: power supply; I: input; O: output using push-pull drivers; PP: I/O using push-pull drivers;

2) The extended DAT lines (DAT1-DAT3) are input on power up. They start to operate as DAT lines after SET\_BUS\_WIDTH command. The Host shall keep its own DAT1-DAT3 lines in input mode, as well, while they are not used.

3) At power up this line has a 50KOhm pull up enabled in the card. This resistor serves two functions Card detection and Mode Selection. For Mode Selection, the host can drive the line high or let it be pulled high to select SD mode. If the host wants to select SPI mode it should drive the line low. For Card detection, the host detects that the line is pulled high. This pull-up should be disconnected by the user, during regular data transfer, with SET\_CLR\_CARD\_DETECT (ACMD42) command

4) DAT1 line may be used as Interrupt Output (from the Card) in SDIO mode during all the times that it is not in use for data transfer operations (refer to "SDIO Card Specification" for further details).

5) DAT2 line may be used as Read Wait signal in SDIO mode (refer to "SDIO Card Specification" for further details).

**Table 3-1: SD Memory Card Pad Assignment**


Each card has a set of information registers (see also Chapter 5 in the Physical Layer Specification):

Name	Width	Description
CID	128	Card identification number; card individual number for identification (See 5.2). <b>Mandatory</b> .
RCA <sup>1</sup>	16	Relative card address; local system address of a card, dynamically suggested by the card and approved by the host during initialization (See 5.4). <b>Mandatory</b> .
DSR	16	Driver Stage Register; to configure the card's output drivers (See 5.5). <b>Optional</b> .
CSD	128	Card Specific Data; information about the card operation conditions (See 5.3). <b>Mandatory</b>
SCR	64	SD Configuration Register; information about the SD Memory Card's Special Features capabilities (See 5.6). <b>Mandatory</b>
OCR	32	Operation conditions register (See 5.1). <b>Mandatory</b> .
SSR	512	SD Status; information about the card proprietary features (See 4.10.2). <b>Mandatory</b>
CSR	32	Card Status; information about the card status (See 4.10.1). <b>Mandatory</b>

(1) RCA register is not used (available) in SPI mode

**Table 3-2: SD Memory Card Registers**

The host may reset the cards by switching the power supply off and on again. Each card shall have its own power-on detection circuitry that puts the card into a defined state after the power-on. No explicit reset signal is necessary. The cards can also be reset by sending the GO\_IDLE (CMD0) command.




**Figure 3-12: SD Memory Card Architecture**



**3.7.2 UHS-II Pin Assignment**

UHS-II Card shape is the same as SD Cards and UHS-II Interface is assigned to pads on the second row.



**Figure 3-13 : UHS-II Card Shape and Interface (Top View)**

Figure 3-13 shows the shape of Standard Size and interface contacts of the UHS-II SD Memory Card. The detailed physical dimensions and mechanical description are given in Part 1 Mechanical Addenda. Table 3-3 defines the contacts for UHS-II. SD bus contacts 7 and 8 Pins are used for RCLK. The first row contacts in non UHS-II mode are equivalent to Table 3-1. Regarding PHY I/O Type, refer to the UHS-II Addendum for more details.

Pin #	Name	Type	Description
4	VDD1	Supply voltage	2.7V to 3.6V
7	RCLK+	Differential Signaling: Input	Clock Input
8	RCLK-	Differential Signaling: Input	Clock Input
10	VSS3	Ground	
11	D0+	Differential Signaling: Input (FD) / Bidirectional (HD)	Input in default
12	D0-	Differential Signaling: Input (FD) / Bidirectional (HD)	Input in default
13	VSS4	Ground	
14	VDD2	Supply Voltage 2	1.70V to 1.95V
15	D1-	Differential Signaling: Output (FD) / Bidirectional (HD)	Output in default
16	D1+	Differential Signaling: Output (FD) / Bidirectional (HD)	Output in default
17	VSS5	Ground	

**Table 3-3 : UHS-II Interface Pad Assignment**

UHS-II Card shall not drive CMD and DAT[3:2] in UHS-II mode. Host shall keep Low for CLK, CMD, and DAT[3:2] pins during UHS-II mode

### 3.8 ROM Card

ROM Card is defined as read only memory which meets following requirements. A permanent or temporary write protected writable SD memory card does not belong to this category.

#### 3.8.1 Register Setting Requirements

Table 3-3 shows register setting requirements for ROM Card.

Register	Field	Value	Comment
SD Status	SD_CARD_TYPE	0001h	SD ROM Card
CSD	CCC bit 4	0	Class4 block write
	CCC bit 5	0	Class5 erase
	CCC bit 6	0	Class6 write protection
	CCC bit 7	0 or 1	Class7 lock card
	PERM_WRITE_PROT	1	Permanent Write Protect
SCR	SD_SECURITY	0 or 2 or 3	Security is optional.

**Table 3-4 : Register Setting Requirements for ROM Card**

#### 3.8.2 Unsupported Commands

The ROM Card shall treat following commands as unsupported and illegal command.

CMD24, CMD25, CMD27, CMD28, CMD29, CMD30, CMD32, CMD33, CMD38

#### 3.8.3 Optional Commands

The ROM Card can support following commands as optional command.

CMD42, security commands

- If CMD42 is not supported, bit 7 of CCC shall be set to 0. CMD42 is treated as illegal command.
- When ROM card supports CMD42, "Unlocking the card" and "Locking the card" functions shall be supported by presetting the password. LOCK\_UNLOCK\_FAILED is indicated when receiving the other unsupported functions of CMD42.
- If security is not supported, SD\_SECURITY shall be set to 0. The security commands are treated as illegal command.
- ROM card does not support write and erase to the protected area. Refer to the Part 3 Security Specification about security command support of ROM card.

#### 3.8.4 WP Switch

A full-size ROM card does not have WP Switch. Refer to Figure 3-8 in the Part 1 Standard Size SD Card Mechanical Addendum Ver1.00.

### 3.9 Ultra High Speed Phase I (UHS-I) Card

UHS-I provides up to 104MB/sec performance on 4-bit SD bus with the single end driver interface. Card form factor is the same and existing connector can be used.

#### 3.9.1 UHS-I Card Operation Modes

- DS - Default Speed up to 25MHz 3.3V signaling
- HS - High Speed up to 50MHz 3.3V signaling
- SDR12 - SDR up to 25MHz 1.8V signaling
- SDR25 - SDR up to 50MHz 1.8V signaling
- SDR50 - SDR up to 100MHz 1.8V signaling
- SDR104 - SDR up to 208MHz 1.8V signaling
- DDR50 - DDR up to 50MHz 1.8V signaling

Note : 1.8V signal timings are different from those of 3.3V.

#### 3.9.2 UHS-I Card Types

UHS-I supports two card Types:

- UHS50
- UHS104

UHS-I is not applied to SDSC card but can be applied to SDHC and SDXC card.

Figure 3-14 and Figure 3-15 show UHS-I supported modes.

DDR50 is mandatory for microSD form factor and optional for Standard size SD form factor




Figure 3-14 : UHS-I Card Type Modes of Operation versus Frequency Range




Figure 3-15 : UHS-I Card Type Modes of Operation versus Throughput

### 3.9.3 UHS-I Host and Card Combination

Host may use SDR50, DDR50 and SDR104 modes with either UHS50 Card or UHS104 Card.

Table 3-5 shows usable UHS performance depends on the combination of host and card. UHS-I for removable card is presumed that one card is connected to a SD bus. Maximum performance of up to 104MB/s is possible only if host supports SDR104 mode and card is UHS104 Card (supports SDR104 mode). If card is a UHS50 Card or if host doesn't support SDR104 mode, performance is limited to 50MB/s (SDR104 mode cannot be used).

Host may use DDR50 mode with UHS50 Card and UHS104 Card in microSD form factors.

Host types:

SDR-FD – SDR signaling, fixed-delay (can't use tuning)

SDR-VD – SDR signaling, variable-delay (can use tuning)

DDR – DDR signaling

Host type Card type	HOST-SDR-FD (SDR, fixed-delay)	HOST-SDR-VD (SDR, variable-delay)	HOST-DDR (DDR)
UHS50 card microSD	SDR50 ≤ 100MHz	SDR50 ≤ 100MHz + tuning	DDR50 ≤ 50MHz
UHS104 card microSD	SDR50 ≤ 100MHz	SDR104 ≤ 208MHz + tuning	DDR50 ≤ 50MHz
UHS50 card Full-size SD	SDR50 ≤ 100MHz	SDR50 ≤ 100MHz + tuning	Optional
UHS104 card Full-size SD	SDR50 ≤ 100MHz	SDR104 ≤ 208MHz + tuning	Optional

Table 3-5 : UHS-I Host and Card Combinations

### 3.9.4 UHS-I Bus Speed Modes Selection Sequence




Figure 3-16 : Command Sequence to Use UHS-I

Figure 3-16 shows command sequence to use a UHS-I. After power cycle, card is in 3.3V signaling mode. The first CMD0 selects the bus mode; SD mode or SPI mode. 1.8V signaling mode can be entered only in SD mode. Once the card enters 1.8V signaling mode, the card cannot be switched to SPI mode or 3.3V signaling without power cycle. If the card receives CMD0, card returns to Idle state but still work with SDR12 timing. UHS-I is provided in SD mode but not in SPI mode.

As higher bus speed requires low level signaling, UHS-I adopts 1.8V signaling level for SDR50, DDR50 and SDR104 modes. Still card is supplied with 3.3V by the host and 1.8V signaling level for SDCLK, CMD and DAT[3:0] lines is converted from 3.3V power line. To avoid voltage mismatch between host and card, signaling level is changed by voltage switch sequence at the initialization. The host and card communicate using ACMD41 whether host and card support 1.8V signaling mode. Support of 1.8V signaling both host and card means UHS-I can be used. CMD11 invokes the voltage switch sequence. The card enters UHS-I mode and card input and output timings are changed (SDR12 in default) when the voltage switch sequence is completed successfully. (Refer to Section 4.2.4 for more detail.)

Only 4-bit bus mode is supported in UHS-I except CMD42. If the card is locked, host needs to unlock the card by CMD42 in 1-bit mode and then needs to issue ACMD6 to change 4-bit bus mode. Operating in 1-bit mode is not assured.


Host can choose suitable output driver strength by CMD6 Function Group 3.

Host can choose one of UHS-I modes by CMD6 Function Group 1. Each UHS-I mode is specified by the maximum frequency, sampling edges (rising-only or both) and maximum current consumption for compatibility with existing cards. Host can choose one of UHS-I mode depending on capability of generating SDCLK frequency and capacity of power supply host supported.

CMD19 can be executed in transfer state of 1.8V signaling mode while the card is unlocked. The other case, CMD19 is treated as illegal command.

### 3.9.5 UHS-I System Block Diagram

Figure 3-17 shows a typical UHS-I host system that supports removable cards. Host has clock generator which supplies SDCLK to the card. In case of write operation, as clock direction and data direction is the same, write data can be transferred synchronized with SDCLK regardless of transmission line delay. In case of read operation, as clock direction and data direction is opposite, read data host received is delayed by round-trip delay, output delay and latency of host and card. So receiving data is the most critical for the host. Therefore, host needs to have sampling clock generator to receive response, CRC status and read data block.



**Figure 3-17 : Host and Card Block Diagram**

#### 3.9.5.1 Variable Sampling Host

The host use variable sampling clock generator to determine correct sampling point. The host can use predefined tuning block stored in card as an aid for finding sampling operating point. The host can use CMD19 tuning command to read tuning block.

This method is applied to the whole frequency range. In lower frequency less than 25MHz, host needs to access the card without tuning.

#### 3.9.5.2 Fixed Sampling Host

The host uses pre-determined sampling point. This method is available in up to 100MHz. HOST-SDR-FD can make sampling clock by using clock loopback method (Implementation examples of HOST-SDR-FD are shown in Appendix C). UHS50 and UHS104 card shall be compliant to  $t_{ODLY}$  (max.) output delay constraint for less than 100MHz frequency range.

### 3.9.6 Summary of Bus Speed Mode for UHS-I Card

Table 3-6 shows the card requirements regarding Bus Speed modes selected by CMD6 function group  
1. The maximum frequency and the maximum current are determined by CMD6.

Bus Speed Mode <sup>*1</sup>	Max. Bus Speed [MB/s]	Max. Clock Frequency [MHz]	Signal Voltage [V]	Max. Current <sup>*2</sup> [mA/3.6V VDD]		
				SDSC <sup>*3</sup>	SDHC <sup>*4</sup>	SDXC <sup>*5</sup>
SDR104	104	208	1.8	-	800 <sup>*6</sup>	800 <sup>*6</sup>
SDR50	50	100	1.8	-	400	400
DDR50	50	50	1.8	-	400	400
SDR25	25	50	1.8	-	200	200
SDR12	12.5	25	1.8	-	100	100/150 <sup>*7</sup>
High Speed	25	50	3.3	200	200	200
Default Speed	12.5	25	3.3	100	100	100/150 <sup>*7</sup>

\*1: The card supports a UHS-I mode shall support all lower UHS-I modes.

\*2: Host can control current by the current limit function in CMD6 (Refer to Section 4.3.10.3).

\*3: SDSC stands for SD Standard Capacity Memory Card and

\*4: SDHC stands for SD High Capacity Memory Card.

\*5: SDXC stands for SD Extended Capacity Memory Card.

\*6: Restricted by the Thermal Specification in the Mechanical Addenda.

Removable card is also restricted by a connector maximum current.

\*7: Host can select either maximum current by XPC in ACMD41 (Refer to Section 4.2.3.1).

In SPI mode, XPC is not supported and the current shall be up to 100mA.

**Table 3-6 : Bus Speed Modes**

DS - Default Speed up to 25MHz 3.3V signaling

HS - High Speed up to 50MHz 3.3V signaling

SDR12 - SDR up to 25MHz 1.8V signaling

SDR25 - SDR up to 50MHz 1.8V signaling

SDR50 - SDR up to 100MHz 1.8V signaling

SDR104 - SDR up to 208MHz 1.8V signaling

DDR50 - DDR up to 50MHz 1.8V signaling

Table 3-7 clarifies option / mandatory of bus speed mode for each card capacity type.

Card Classification		DS	HS	SDR50	SDR104	DDR50
SDSC		M	O	N/A	N/A	N/A
SDHC	Non UHS-I	M	O	N/A	N/A	N/A
	UHS50	M	M	M	N/A	O (Standard SD) M (microSD)
	UHS104	M	M	M	M	O (Standard SD) M (microSD)
SDXC	Non UHS-I	M	O	N/A	N/A	N/A
	UHS50	M	M	M	N/A	O (Standard SD) M (microSD)
	UHS104	M	M	M	M	O (Standard SD) M (microSD)

M: Mandatory, O: Optional, N/A: Not Available

**Table 3-7 : Bus Speed Mode Option / Mandatory**

## 3.10 Ultra High Speed Phase II (UHS-II) Card

### 3.10.1 UHS-II Card Operation Modes

#### SD Bus Interface Modes

- DS - Default Speed up to 25MHz 3.3V signaling
- HS - High Speed up to 50MHz 3.3V signaling
- SDR12 - SDR up to 25MHz 1.8V signaling
- SDR25 - SDR up to 50MHz 1.8V signaling
- SDR50 - SDR up to 100MHz 1.8V signaling
- SDR104 - SDR up to 208MHz 1.8V signaling (Optional)
- DDR50 - DDR up to 50MHz 1.8V signaling (Optional for Standard Size Card)

#### UHS-II Interface Modes

- FD156 - Full Duplex mode up to 156MB/s at 52MHz in Range B
- HD312 - Half Duplex with 2 Lanes mode up to 312MB/s at 52MHz in Range B (Optional)

### 3.10.2 UHS-II Card Type

UHS-II supports one card Type

The performance of UHS-II card is indicated based on in Full Duplex mode because HD312 is optional.

- UHS156: UHS-II Card with data rate up to 1.56Gbps in FD156 mode and up to 312Gbps in HD312 mode (Optional).




Figure 3-18 : Throughput of UHS156 UHS-II Card

### 3.10.3 UHS-II Host and Card Combination

Host type \ Card type	UHS-II FD156 only	UHS-II HD312 supported
UHS156 (HD312 not supported)	up to 1.56Gbps	up to 1.56Gbps
UHS156 (HD312 supported)	up to 1.56Gbps	up to 3.12Gbps

Note: HD312 cannot be used in Ring Topology

Table 3-8 : UHS-II Host and Card Combinations



### 3.10.4 UHS-II Interface Selection Sequence

UHS-II supported host **shall** support Legacy SD Bus Interface (I/F) and UHS-II I/F. Removable UHS-II card slot shall be connected to both I/Fs. Then UHS-II card may be initialized not only in UHS-II mode but also in SD Bus I/F mode.

Figure 3-19 shows how to select UHS-II mode. After power on, SD bus I/F and UHS-II I/F of UHS-II card are enabled. UHS-II supported host provides RCLK and STB.L to D0 lane. Host waits D1 lane to change EIDL to STB.L. If STB.L is detected on D1 lane, host starts UHS-II initialization. If D1 lane is not changed to STB.L by 200us timeout, host should initialize the card in SD Bus I/F mode.




Figure 3-19 : UHS-II Interface Detection

Figure 3-20 shows abstract of UHS-II Initialization sequence. The first step is PHY initialization. PLL is activated and synchronized. Before completing PHY Initialization period, SD Bus I/F is disabled. The second step is Device Initialization. Backend functions of devices are initialized. The third step is Enumeration. 4-bit unique Device ID is assigned to each device to be able to select one of devices by a Device ID. The fourth step is Configuration. UHS-II register is set to be able to use UHS-II devices in optimized bus sequence. The fifth step is SD-TRAN Initialization. UHS-II emulates SD Commands by the SD-TRAN. SD-TRAN Initialization is equivalent to SD Bus Initialization but host issues SD Commands in UHS-II packets. UHS-II card accepts most SD commands except some specific commands. Refer to Section 4.7.5 about the difference of SD command definition in UHS-II. If CMD0 is received, the UHS-II card re-starts from SD-TRAN initialization.

Figure 3-21 shows SD Bus I/F Initialization sequence for UHS-II Card. UHS-II card shall disable UHS-II Interface before execution of ACMD41 is completed. If VDD2 is provided during SD Interface initialization of UHS-II Card, host shall continue to provide VDD2. VDD2 may be off by power cycle with VDD1 before starting SD Interface initialization. On detecting non UHS-II card, host may turn off VDD2 anytime.




Figure 3-20 : UHS-II Interface Initialization




Figure 3-21 : UHS-II Interface Deactivation

### 3.10.5 Summary of Bus Speed Mode for UHS-II Card

Bus Speed Mode <sup>*1</sup>	Max. Bus Speed	Max. Clock Frequency	Signal Voltage	Max. Power <sup>*2</sup> [W]		
				SDSC <sup>*3</sup>	SDHC <sup>*4</sup>	SDXC <sup>*5</sup>
HD312	312	52	0.4	-	2.88 <sup>*6</sup>	2.88 <sup>*6</sup>
FD156	156	52	0.4	-	2.88 <sup>*6</sup>	2.88 <sup>*6</sup>
SDR104	104	208	1.8	-	2.88 <sup>*6</sup>	2.88 <sup>*6</sup>
SDR50	50	100	1.8	-	1.44	1.44
DDR50	50	50	1.8	-	1.44	1.44
SDR25	25	50	1.8	-	0.72	0.72
SDR12	12.5	25	1.8	-	0.36	0.36/0.54 <sup>*7</sup>
High Speed	25	50	3.3	0.72	0.72	0.72
Default Speed	12.5	25	3.3	0.36	0.36	0.36/0.54 <sup>*7</sup>

UHS-II I/F<sup>\*8</sup>

SD Bus I/F

\*1: The card supports a UHS-I mode shall support all lower UHS-I modes.

\*2: Host may control card power by the Power Limit Function of CMD6

\*3: SDSC stands for SD Standard Capacity Memory Card.

\*4: SDHC stands for SD High Capacity Memory Card.

\*5: SDXC stands for SD Extended Capacity Memory Card.

\*6: Restricted by the Thermal Specification in the Mechanical Addenda.  
Removable card is also restricted by a connector maximum current.

\*7: Host may select either card power by XPC in ACMD41.

In SPI mode, XPC is not supported and the power shall be up to 0.36W (3.6V 100mA).

\*8: Minimum power requirement of host in UHS-II mode is 0.72W and it is applied from PHY Initialization.

Table 3-9 : Bus Speed Modes

Table 3-10 shows Card Types and Supported Bus Speed Modes.

Card Classification		SPI	DS	HS	SDR50	SDR104	DDR50	FD156	HD312
SDSC		M	M	O	N/A	N/A	N/A	N/A	N/A
SDHC	Non UHS	M	M	O	N/A	N/A	N/A	N/A	N/A
	UHS50	M	M	M	M	N/A	O (Standard SD) M (microSD)	N/A	N/A
	UHS104	M	M	M	M	M	O (Standard SD) M (microSD)	N/A	N/A
	UHS156	M	M	M	M	O	O (Standard SD) M (microSD)	M	O
SDXC	Non UHS	M	M	O	N/A	N/A	N/A	N/A	N/A
	UHS50	M	M	M	M	N/A	O (Standard SD) M (microSD)	N/A	N/A
	UHS104	M	M	M	M	M	O (Standard SD) M (microSD)	N/A	N/A
	UHS156	M	M	M	M	O	O (Standard SD) M (microSD)	M	O

Table 3-10 : Bus Speed Mode Option / Mandatory

## 4. SD Memory Card Functional Description

### 4.1 General

All communication between host and cards is controlled by the host (master). The host sends commands of two types: broadcast and addressed (point-to-point) commands.

- **Broadcast commands**

Broadcast commands are intended for all cards. Some of these commands require a response.

- **Addressed (point-to-point) commands**

The addressed commands are sent to the addressed card and cause a response from this card.

A general overview of the command flow is shown in Figure 4-1 for card identification mode and in Figure 4-13 for data transfer mode. The commands are listed in the command tables (Table 4-22-Table 4-31). The dependencies between current state, received command, and following state are listed in Table 4-34. In the following sections, the various card operation modes will be described first. Afterwards, the restrictions for controlling the clock signal are defined. All SD Memory Card commands, along with the corresponding responses, state transitions, error conditions and timings are presented in the succeeding sections.

Two operation modes are defined for the SD Memory Card system (host and cards):

- **Card identification mode**

The host will be in card identification mode after reset and while it is looking for new cards on the bus. Cards will be in this mode after reset until the SEND\_RCA command (CMD3) is received.

- **Data transfer mode**

Cards will enter data transfer mode after their RCA is first published. The host will enter data transfer mode after identifying all the cards on the bus.

The following table shows the dependencies between operation modes and card states. Each state in the SD Memory Card state diagram (see Figure 4-1) is associated with one operation mode:

Card state	Operation mode
Inactive State	inactive
Idle State	card identification mode
Ready State	
Identification State	
Stand-by State	data transfer mode
Transfer State	
Sending-data State	
Receive-data State	
Programming State	
Disconnect State	

Table 4-1: Overview of Card States vs. Operation Modes

## 4.2 Card Identification Mode

While in card identification mode the host resets all the cards that are in card identification mode, validates operation voltage range, identifies cards and asks them to publish Relative Card Address (RCA). This operation is done to each card separately on its own CMD line. All data communication in the Card Identification Mode uses the command line (CMD) only.

During the card identification process, the card shall operate in the SD clock frequency of the identification clock rate  $f_{OD}$  (see Chapter 6.6.6).

**Note:** RCA requirements in UHS-II mode will be clarified by the Supplementary Notes.

### 4.2.1 Card Reset

The command GO\_IDLE\_STATE (CMD0) is the software reset command and sets each card into *Idle State* regardless of the current card state. Cards in *Inactive State* are not affected by this command.

After power-on by the host, all cards are in *Idle State*, including the cards that have been in *Inactive State* before.

After power-on or CMD0, all cards' CMD lines are in input mode, waiting for start bit of the next command. The cards are initialized with a default relative card address (RCA=0x0000) and with a default driver strength with 400KHz clock frequency. In case of 3.3V signaling, default driver strength is specified by the Driver Stage Register (DSR) if supported and selected highest driving current capability. In case of 1.8V signaling, default driver strength is specified by type B driver.

### 4.2.2 Operating Condition Validation

At the start of communication between the host and the card, the host may not know the card supported voltage and the card may not know whether it supports the current supplied voltage. The host issues a reset command (CMD0) with a specified voltage while assuming it may be supported by the card. To verify the voltage, a following new command (CMD8) is defined in the Physical Layer Specification Version 2.00.

SEND\_IF\_COND (CMD8) is used to verify SD Memory Card interface operating condition. The card checks the validity of operating condition by analyzing the argument of CMD8 and the host checks the validity by analyzing the response of CMD8 (See Chapter 4.3.13). The supplied voltage is indicated by VHS field in the argument. The card assumes the voltage specified in VHS as the current supplied voltage. Only 1-bit of VHS shall be set to 1 at any given time. Both CRC and check pattern are used for the host to check validity of communication between the host and the card.

If the card can operate on the supplied voltage, the response echoes back the supply voltage and the check pattern that were set in the command argument.

If the card cannot operate on the supplied voltage, it returns no response and stays in idle state. It is mandatory to issue CMD8 prior to first ACMD41 to initialize SDHC or SDXC Card (See Figure 4-1). Receipt of CMD8 makes the cards realize that the host supports the Physical Layer Version 2.00 or later and the card can enable new functions.

SD\_SEND\_OP\_COND (ACMD41) is designed to provide SD Memory Card hosts with a mechanism to identify and reject cards which do not match the  $V_{DD}$  range desired by the host. This is accomplished by the host sending the required  $V_{DD}$  voltage window as the operand of this command (See Chapter 5.1). Cards which cannot perform data transfer in the specified range shall discard themselves from further bus operations and go into *Inactive State*. The levels in the OCR register shall be defined accordingly (See Chapter 5.1). Note that ACMD41 is application specific command; therefore APP\_CMD (CMD55) shall always precede ACMD41. The RCA to be used for CMD55 in *idle\_state* shall be the card's default RCA = 0x0000.

After the host issues a reset command (CMD0) to reset the card, the host shall issue CMD8 prior to ACMD41 to re-initialize the SD Memory card.



During the initialization procedure, the host is not allowed to change the operating voltage range. Refer to the power up sequence as described in Chapter 6.4.

### 4.2.3 Card Initialization and Identification Process

After the bus is activated the host starts card initialization and identification process (See Figure 4-2). The initialization process starts with SD\_SEND\_OP\_COND (ACMD41) by setting its operational conditions and the HCS bit in the OCR. The HCS (Host Capacity Support) bit set to 1 indicates that the host supports SDHC or SDXC Card. The HCS (Host Capacity Support) bit set to 0 indicates that the host supports neither SDHC nor SDXC Card.

Receiving of CMD8 expands the ACMD41 function; HCS in the argument and CCS (Card Capacity Status) in the response. HCS is ignored by cards, which didn't respond to CMD8. However the host should set HCS to 0 if the card returns no response to CMD8. Standard Capacity SD Memory Card ignores HCS. If HCS is set to 0, SDHC and SDXC Cards never return ready status (keep busy bit to 0). The busy bit in the OCR is used by the card to inform the host whether initialization of ACMD41 is completed. Setting the busy bit to 0 indicates that the card is still initializing. Setting the busy bit to 1 indicates completion of initialization. Card initialization shall be completed within 1 second from the first ACMD41. The host repeatedly issues ACMD41 for at least 1 second or until the busy bit are set to 1.

The card checks the operational conditions and the HCS bit in the OCR only at the first ACMD41 with setting voltage window in the argument. While repeating ACMD41, the host shall not issue another command except CMD0.

If the card responds to CMD8, the response of ACMD41 includes the CCS field information. CCS is valid when the card returns ready (the busy bit is set to 1). CCS=0 means that the card is SDSC. CCS=1 means that the card is SDHC or SDXC.

The host performs the same initialization sequence to all of the new cards in the system. Incompatible cards are sent into *Inactive State*. The host then issues the command ALL\_SEND\_CID (CMD2), to each card to get its unique card identification (CID) number. Card that is unidentified (i.e. which is in *Ready State*) sends its CID number as the response (on the CMD line). After the CID was sent by the card it goes into *Identification State*. Thereafter, the host issues CMD3 (SEND\_RELATIVE\_ADDR) asks the card to publish a new relative card address (RCA), which is shorter than CID and which is used to address the card in the future data transfer mode. Once the RCA is received the card state changes to the *Stand-by State*. At this point, if the host wants to assign another RCA number, it can ask the card to publish a new number by sending another CMD3 command to the card. The last published RCA is the actual RCA number of the card.

The host repeats the identification process, i.e. the cycles with CMD2 and CMD3 for each card in the system.

Initialization of SDXC is identical to SDHC. User area capacity of SDXC card is specified by C\_SIZE and it shall be more than or equal to 32GB.

Figure 4-2 shows Card Initialization and Identification for SD I/F. In case of UHS-II mode, refer to SD-TRAN Section of the UHS-II Addendum.

**Application Notes:**

The host shall set ACMD41 timeout more than 1 second to abort repeat of issuing ACMD41 when the card does not indicate ready. The timeout count starts from the first ACMD41 which is set voltage window in the argument.




Figure 4-2: Card Initialization and Identification Flow (SD mode)



**4.2.3.1 Initialization Command (ACMD41)**

Followings are general rules of the argument of ACMD41:

- (1) If the voltage window field (bit 23-0) in the argument is set to zero, it is called "inquiry CMD41" that does not start initialization and is use for getting OCR. The inquiry ACMD41 shall ignore the other field (bit 31-24) in the argument.
- (2) If the voltage window field (bit 23-0) in the argument is set to non-zero at the first time, it is called "first ACMD41" that starts initialization. The other field (bit 31-24) in the argument is effective.
- (3) The argument of following ACMD41 shall be the same as that of the first ACMD41.

Figure 4-3 shows argument format and Figure 4-4 shows response format. Two new fields are added to the argument of ACMD41.

If a SDXC Card is initialized with XPC=0, the card is operating less than 100mA in Default Speed or SDR12, and if the card does not support Speed Class, Class 0 is indicated in SD Status. If a SDXC Card is initialized with XPC=1, the card is operating less than 150mA in Default Speed or SDR12, and the card supports Speed Class. Re-initialization is required to change XPC selection.

UHS-I supported host sets S18R=1 in the argument of ACMD41 to request the card to switch 1.8V signaling level. UHS-I card respond with S18A=1 in the response of ACMD41 (if in 3.3V signaling mode) and then host can issue voltage switch command. Once voltage switch is performed, UHS-I card indicates S18A=0 to keep current signal voltage. In UHS-II mode, the card always indicates S18A=0.

**(1) Argument of ACMD41**

47	46	45-40	39	38	37	36	35-33	32	31-16	15-08	07-01	00
S	D	Index	Busy 31	HCS 30	(FB) 29	XPC 28	Reserved 27-25	S18R 24	OCR 23-08	Reserved 07-00	CRC7	E
0	1	101001	0	x	0	x	000	x	xxxxh	0000000	xxxxxxx	1
1	1	6	1	1	1	1	3	1	16	8	7	1

**Host Capacity Support**  
 0b: SDSC Only Host  
 1b: SDHC or SDXC Supported

**SDXC Power Control**  
 0b: Power Saving  
 1b: Maximum Performance

**S18R : Switching to 1.8V Request**  
 0b: Use current signal voltage  
 1b: Switch to 1.8V signal voltage

Note: Fast Boot (Bit 29) is reserved for eSD.

**Figure 4-3 : Argument of ACMD41****(2) Response of ACMD41 (R3)**

47	46	45-40	39	38	37	36-33	32	31-16	15-08	07-01	00
S	D	Index	Busy 31	CCS 30	UHS-II 29	Reserved 28-25	S18A 24	OCR 23-08	Reserved 07-00	CRC7	E
0	0	111111	x	x	x	0000	x	xxxxh	0000000	1111111	1
1	1	6	1	1	1	4	1	16	8	7	1

**Busy Status**  
 0b: On Initialization  
 1b: Initialization Complete

**Card Capacity Status**  
 0b: SDSC  
 1b: SDHC or SDXC

**UHS-II Card Status**  
 0b: Non UHS-II Card  
 1b: UHS-II Card

**S18A : Switching to 1.8V Accepted**  
 0b: Continues current voltage signaling  
 1b: Ready for switching signal voltage

**Figure 4-4 : Response of ACMD41**

CCS (Bit 30), UHS-II (Bit 29) and S18A (Bit 24) are valid when Busy (Bit 31) is set to 1.

## 4.2.4 Bus Signal Voltage Switch Sequence

### 4.2.4.1 Initialization Sequence for UHS-I

Figure 4-5 shows sequence of commands to perform voltage switch and Figure 4-6 shows initialization flow chart for UHS-I hosts. Red and yellow boxes are new procedure to initialize UHS-I card.




Figure 4-5 : ACMD41 Timing Followed by Voltage Switch Sequence




Figure 4-6 : UHS-I Host Initialization Flow Chart

When signaling level is 3.3V, host repeats to issue ACMD41 with HCS=1 and S18R=1 until the response indicates ready. The argument (HCS and S18R) of the first ACMD41 is effective but the all following ACMD41 should be issued with the same argument. If Bit 31 indicates ready, host needs to check CCS and S18A. The card indicates S18A=0, which means that voltage switch is not allowed and the host needs to use current signaling level. S18A=1 means that voltage switch is allowed and host issues CMD11 to invoke voltage switch sequence. By receiving CMD11, the card returns R1 response and start voltage switch sequence. No response of CMD11 means that S18A was 0 and therefore host should not

have sent CMD11. Completion of voltage switch sequence is checked by high level of DAT[3:0]. Any bit of DAT[3:0] can be checked depends on ability of the host.

When entering tran state, CARD\_IS\_LOCKED status in the R1 response should be checked (it is indicated in the response of CMD7). If the card is locked, CMD42 is required to unlock the card. If the card is unlocked, CMD42 can be skipped.

In case of UHS-I card, appropriate driver strength is selected by CMD6 Function Group 3 and one of UHS-I modes is selected by CMD6 Function Group 1.

In SDR50 and SDR104 modes, if tuning of sampling point is required, CMD19 is repeatedly issued until tuning is completed.


#### 4.2.4.2 Timing to Switch Signal Voltage

Clock frequency range shall be 100KHz - 400KHz during initialization sequence. Table 4-2 shows command (S18R) - response (S18A) combinations to switch signal voltage in ACMD41. S18R is defined in the command argument and indicates signal voltage switch request by the host. S18A is defined in the response and indicates voltage switch acceptance by the card (voltage is not switched here). If signaling level is already 1.8V, S18R is ignored and signal voltage switch sequence is not started. S18A=0 means that current signaling level is maintained. Refer to Section 4.2.3.1 about new fields defined in ACMD41.

Current Signaling Level	S18R	S18A	Comment
3.3V	0	0	1.8V signaling is not requested
	1	0	The card does not support 1.8V signaling
	1	1	Start signal voltage switch sequence
1.8V	X	0	Already switched to 1.8V

**Table 4-2 : S18R and S18A Combinations**

To change signaling level at the same time between host and card, signal voltage switch sequence is invoked by CMD11 as shown in Figure 4-7. CMD11 is issued only when S18A=1 in the response of ACMD41.



**Figure 4-7 : Signal Voltage Switch Sequence**

- (1) Host issues CMD11 to start voltage switch sequence.
- (2) The card returns R1 response.
- (3) The card drives CMD and DAT[3:0] to low immediately after the response.
- (4) The host stops supplying SDCLK. The card shall start switching voltage after host stops SDCLK. The time to stop SDCLK is not specified.  
The host can detect whether the sequence starts by checking signal level of either one of CMD, DAT[3:0]. Which signal should be checked depends on ability of the host. If low level is not detected, the host should abort the sequence and execute power cycle.
- (5) 1.8V output of voltage regulator in card shall be stable within 5ms. Host keeps SDCLK low at least **5ms**. This means that 5ms is the maximum for the card and the minimum for the host.
- (6) After 5ms from (4) and host voltage regulator is stable, the host starts providing SDCLK at 1.8V.

The card can check whether SDCLK voltage is 1.8V.


- (7) By detecting SDCLK, the card drives CMD to high at 1.8V at least one clock and then stop driving (tri-state). CMD is triggered by rising edge of SDCLK (SDR timing).
- (8) The card can check whether host drives CMD to 1.8V through the host pull-up resistor.
- (9) If switching to 1.8V signaling is completed successfully, the card drives DAT[3:0] to high at 1.8V at least one clock and then stop driving (tri-state). DAT[3:0] is triggered by rising edge of SDCLK (SDR timing). DAT[3:0] shall be high within **1ms** from start of providing SDCLK. Host check whether DAT[3:0] is high after 1ms from supplying SDCLK. This means that 1ms is the maximum for the card and the minimum for the host.

SD clock is provided at either 3.3V or 1.8V before and after period (5) and its frequency is 100KHz-400KHz. Stopping clock is allowed only in the period (5) during voltage switching sequence.

After the sequence is completed, the host and the card start communication in SDR12 timing.

#### 4.2.4.3 Timing of Voltage Switch Error Detection

Figure 4-8 shows the timing when an error occurs during signal voltage switch sequence.



**Figure 4-8 : Error Indication Timing**

- (A) If the card detects voltage error at any point in (5)-(8), the card keeps driving DAT[3:0] to low until card power off.
- (B) CMD may be low or tri-state.
- (C) The host checks whether DAT[3:0] is high after **1ms** from starting to provide SDCLK.
- (D) If DAT[3:0] is low, the host drives SDCLK to low and then stops supplying the card power.

The card shall check voltages of own regulator output and host signals to be less than 2.5V. Error occurrences are indicated by (A) and (B).


#### 4.2.4.4 Voltage Switch Command

Figure 4-9 shows Voltage Switch Command (CMD11) definition. CMD11 can be executed in ready state and doesn't change the state. Even if the card is locked, CMD11 can be executed. Returning R1 type response means the card starts voltage switch sequence. If the host detects no response, power cycle should be executed.

There are four cases that the card indicates no response to CMD11.

- (1) The card does not support voltage switch.
- (2) The card supports voltage switch but ACMD41 is received with S18R=0.
- (3) The card receives CMD11 not in ready state.
- (4) Signaling level is already switched to 1.8V.

For all above cases, CMD11 is treated as an illegal command.




### Figure 4-9 : Voltage Switch Command

#### 4.2.4.5 Tuning Command

A known data block ("Tuning block") can be used to tune sampling point for tuning required hosts. The tuning capability of sampling point is mandatory for HOST-SDR-VD and optional for HOST-SDR-FD. This procedure gives the system optimal timing for each specific host and card combination and compensates for static delays in the timing budget including process, voltage and different PCB loads and skews.

CMD19 is defined for Send Tuning Block Command. R1 type response is defined. CMD19 can be executed in transfer state of 1.8V signaling mode while the card is unlocked. The other case, CMD19 is treated as illegal command. Data block, carried by DAT[3:0], contains a pattern for tuning sampling position to receive data on the CMD and DAT[3:0] line. The block length of CMD19 is fixed and CMD16 is not required.

The tuning command (CMD19) follows the timing of the single block read command as described in Figure 4-10.



### Figure 4-10 : Send Tuning Block Command

This sequence is defined as multiple, consecutive executions of CMD19 that are sent from the host and responded by the card, without any other command mixed between them.


The card shall complete a sequence of 40 times CMD19 executions in no more than 150ms. The tuning process is normally shorter than 40 executions of CMD19, and therefore should be shorter than 150 ms.

The sequence period definition does not include any host processing time. If host needs time to process CMD19 between executions, the sequence may be longer by this amount of time.

FF0FFF00	FFCCC3CC	C33CCCFF	FEFFFFEF
FFDFFFDD	FFBFFFFB	BFFF7FFF	77F7BDEF
FFF0FFF0	0FFCCC3C	CC33CCCF	FFEFFFFE
FFFDFFFD	DFFFBFFF	BBFFF7FF	F77F7BDE

**Table 4-3 : Tuning Block Pattern**

The tuning block is defined as a regular block, containing 64 bytes of a known predefined data. DAT[3:0] outputs 4-bit data in Figure 4-11 every SDCLK from left to right and up to down.



**Figure 4-11 : Tuning Block on DAT[3:0]**

How to output the pattern to DAT[3:0] is illustrated in Figure 4-11 (only the first 8 bytes are indicated). The fixed CRC16 value for each line is also indicated in the figure.

The following 3 cases are designed into the tuning block:


- (1) Positive pulse to all 4 DAT lines simultaneously simulating maximum power & ground bounce effects – usually gives the maximum overshoot / undershoot.
- (2) Positive pulse to 2 DAT lines and, at the same time, negative pulse to the other 2 DAT lines. Simulating combination of ground bounce and impedance mismatch – usually gives maximum Tpd.
- (3) Positive pulse to 1 DAT line, while the other 3 DAT lines are quiet. Simulating impedance mismatch effects – usually gives minimum Tpd.

The tuning block purpose is to create a "special" signal integrity cases on the bus. This causes the maximum: noise, deterministic jitter, ISI and timing errors.

Therefore, the purpose is to create the worst case "eye diagram" that the system should experience in a specific host and card combination.

#### 4.2.4.6 An Example of UHS-I System Block Diagram

Figure 4-12 shows UHS-I system block diagram. 3.3V VDD is supplied through power pin. Power switches are required to execute power cycle in case error occurs when entering UHS-I mode. Internal voltage regulator is required in host and card to support 1.8V level. An error occurrence is detected by monitoring signaling level. Implementation of signaling level check is mandatory for card and optional for host.




**Figure 4-12 : An Example of UHS-I System Block Diagram**

### 4.3 Data Transfer Mode

Until the end of Card Identification Mode the host shall remain at  $f_{OD}$  frequency because some cards may have operating frequency restrictions during the card identification mode. In Data Transfer Mode the host may operate the card in  $f_{PP}$  frequency range (see Chapter 6.6.6). The host issues SEND\_CSD (CMD9) to obtain the Card Specific Data (CSD register), e.g. block length, card storage capacity, etc. The broadcast command SET\_DSR (CMD4) configures the driver stages of all identified cards. It programs their DSR registers corresponding to the application bus layout (length) and the number of cards on the bus and the data transfer frequency. The clock rate is also switched from  $f_{OD}$  to  $f_{PP}$  at that point. SET\_DSR command is an option for the card and the host.

CMD7 is used to select one card and put it into the *Transfer State*. Only one card can be in the *Transfer State* at a given time. If a previously selected card is in the *Transfer State* its connection with the host is released and it will move back to the *Stand-by State*. When CMD7 is issued with the reserved relative card address "0x0000", all cards are put back to *Stand-by State* (Note that it is the responsibility of the Host to reserve the RCA=0 for card de-selection - refer to Table 4-22, CMD7).

SD Memory Card State Diagram in UHS-II is defined by the UHS-II Addendum.



**Figure 4-13: SD Memory Card State Diagram (data transfer mode)**

This may be used before identifying new cards without resetting other already registered cards. Cards which already have an RCA do not respond to identification commands (ACMD41, CMD2, see Chapter 4.2.3) in this state.

**Important Note:** The card de-selection is done if certain card gets CMD7 with un-matched RCA. That happens automatically if selection is done to another card and the CMD lines are common. So, in SD Memory Card system it will be the responsibility of the host either to work with common CMD line (after



initialization is done) - in that case the card de-selection will be done automatically or if the CMD lines are separate then the host shall be aware to the necessity to de-select cards.

All data communication in the Data Transfer Mode is point-to point between the host and the selected card (using addressed commands). All addressed commands get acknowledged by a response on the CMD line.

The relationship between the various data transfer modes is summarized below.

- All data read commands can be aborted any time by the stop command (CMD12). The data transfer will terminate and the card will return to the *Transfer State*. The read commands are: block read (CMD17), multiple block read (CMD18), send write protect (CMD30), send scr (ACMD51) and general command in read mode (CMD56).
- All data write commands can be aborted any time by the stop command (CMD12). The write commands shall be stopped prior to deselecting the card by CMD7. The write commands are: block write (CMD24 and CMD25), program CSD (CMD27), lock/unlock command (CMD42) and general command in write mode (CMD56).
- As soon as the data transfer is completed, the card will exit the data write state and move either to the *Programming State* (transfer is successful) or *Transfer State* (transfer failed).
- If a block write operation is stopped and the block length and CRC of the last block are valid, the data will be programmed.
- The card may provide buffering for block write. This means that the next block can be sent to the card while the previous is being programmed.  
If all write buffers are full, and as long as the card is in *Programming State* (see SD Memory Card state diagram Figure 4-13 ), the DAT0 line will be kept low (BUSY).
- There is no buffering option for write CSD, write protection and erase. This means that while the card is busy servicing any one of these commands, no other data transfer commands will be accepted. DAT0 line will be kept low as long as the card is busy and in the *Programming State*. Actually if the CMD and DAT0 lines of the cards are kept separated and the host keep the busy DAT0 line disconnected from the other DAT0 lines (of the other cards) the host may access the other cards while the card is in busy.
- Parameter set commands are *not* allowed while card is programming.  
Parameter set commands are: set block length (CMD16), erase block start (CMD32) and erase block end (CMD33).
- Read commands are *not* allowed while card is programming.
- Moving another card from *Stand-by* to *Transfer State* (using CMD7) will not terminate erase and programming operations. The card will switch to the *Disconnect State* and will release the DAT line.
- A card can be reselected while in the *Disconnect State*, using CMD7. In this case the card will move to the *Programming State* and reactivate the busy indication.
- Resetting a card (using CMD0 or CMD15) will terminate any pending or active programming operation. This may destroy the data contents on the card. It is the host's responsibility to prevent this.
- CMD34-37, CMD50 and CMD57 are reserved for SD command system expansion. State transitions for these commands are defined in each command system specification.

### 4.3.1 Wide Bus Selection/Deselection

Wide Bus (4 bit bus width) operation mode may be selected/deselected using ACMD6. The default bus width after power up or GO\_IDLE (CMD0) is 1 bit bus width.

In order to change the bus width two conditions shall be met:

- a) The card is in '*tran state*'.
- b) The card is not locked

A locked card will respond to ACMD6 as illegal command.

### 4.3.2 2 GByte Card

To make 2GByte card, the Maximum Block Length (READ\_BL\_LEN=WRITE\_BL\_LEN) shall be set to 1024 bytes. However, the Block Length, set by CMD16, shall be up to 512 bytes to keep consistency with 512 bytes Maximum Block Length cards (Less than and equal 2GByte cards).

### 4.3.3 Data Read

The DAT bus line level is high by the pull-up when no data is transmitted. A transmitted data block consists of start bits (1 or 4 bits LOW), followed by a continuous data stream. The data stream contains the payload data (and error correction bits if an off-card ECC is used). The data stream ends with end bits (1 or 4 bits HIGH) (see Figure 4-28 to Figure 4-30). The data transmission is synchronous to the clock signal. The payload for block oriented data transfer is protected by 1 or 4 bits CRC check sum (See Chapter 0).

The Read operation from SD Memory Card may be interrupted by turning the power off. The SD Memory Card ensures that data is not destroyed during all the conditions except write or erase operations issued by the host even in the event of sudden shut down or removal.

Read command is rejected if BLOCK\_LEN\_ERROR or ADDRESS\_ERROR occurred and no data transfer is performed.

- **Block Read**

Block read is block oriented data transfer. The basic unit of data transfer is a block whose maximum size is always 512 bytes. Smaller blocks whose starting and ending address are entirely contained within 512 bytes boundary may be transmitted.

Block Length set by CMD16 can be set up to 512 bytes regardless of READ\_BL\_LEN.

A CRC is appended to the end of each block ensuring data transfer integrity. CMD17 (READ\_SINGLE\_BLOCK) initiates a block read and after completing the transfer, the card returns to the *Transfer State*. CMD18 (READ\_MULTIPLE\_BLOCK) starts a transfer of several consecutive blocks. Blocks will be continuously transferred until a STOP\_TRANSMISSION command (CMD12) is issued. The stop command has an execution delay due to the serial command transmission. The data transfer stops after the end bit of the stop command.

When the last block of user area is read using CMD18, the host should ignore OUT\_OF\_RANGE error that may occur even the sequence is correct.

If the host uses partial blocks whose accumulated length is not block aligned and block misalignment is not allowed, the card shall detect a block misalignment at the beginning of the first misaligned block, set the ADDRESS\_ERROR error bit in the status register, abort transmission and wait in the *Data State* for a stop command.

Table 4-4 defines the card behavior when a partial block accesses is enabled.

If the misaligned block is the first data block of the command (i.e. ADDRESS\_ERROR was reported in the actual response to the command), then no data is transferred and the card remains in the TRAN state.

CSD value			Current Blocklen <sup>*1</sup>	Read CMD Start Address
Max block size READ_BL_LEN	Misalign	Partial		
512Bytes	0 (Disable)	1 (Enable)	1- 512 bytes	Any address is accepted. <sup>*2</sup>
1kBytes	0 (Disable)	1 (Enable)	1- 512 bytes	Any address is accepted. <sup>*2</sup>
2kBytes	0 (Disable)	1 (Enable)	1- 512 bytes	Any address is accepted. <sup>*2</sup>

\*1: "Current Blocklen" size is set or changed by CMD16. If value is less than or equal 512 bytes (There are no relations with Misalign and Partial option), it is set with no error.

\*2: When the Blocklen size data range crosses 512 bytes block boundary, card outputs the data until the 512 bytes block boundary" and then the data becomes invalid and CRC error also may occur. The card will send "ADDRESS\_ERROR" on the next command response. Host should issue CMD12 to recover.

**Table 4-4: Read Command Blocklen**

#### 4.3.4 Data Write

The data transfer format is similar to the data read format. For block oriented write data transfer, the CRC check bits are added to each data block. The card performs 1 or 4 bits CRC parity check (See Chapter 4.5) for each received data block prior to the write operation. By this mechanism, writing of erroneously transferred data can be prevented.

Write command is rejected if BLOCK\_LEN\_ERROR or ADDRESS\_ERROR occurred and no data transfer is performed.

- Block Write**

During block write (CMD24 - 27, 42, 56(w)) one or more blocks of data are transferred from the host to the card with 1 or 4 bits CRC appended to the end of each block by the host. A card supporting block write shall be required that Block Length set by CMD16 shall be 512 bytes regardless of WRITE\_BL\_LEN is set to 1k or 2k bytes.

Table 4-5 defines the card behavior when partial block accesses is disabled (WRITE\_BL\_PARTIAL = 0).

CSD value			Current Blocklen <sup>*1</sup>	Write CMD Start Address
Max block size WRITE_BL_LEN	Misalign	Partial		
512Bytes	0 (Disable)	0 (Disable)	512 bytes <sup>*2</sup>	n * 512 bytes <sup>*3</sup> (n: Integer)
1kBytes	0 (Disable)	0 (Disable)	512 bytes <sup>*2</sup>	n * 512 bytes <sup>*3</sup> (n: Integer)
2kBytes	0 (Disable)	0 (Disable)	512 bytes <sup>*2</sup>	n * 512 bytes <sup>*3</sup> (n: Integer)

\*1: "Current Blocklen" size is set or changed by CMD16. If value is less than 512 bytes (there are no relations with Misalign and Partial option), it is set with no error. And then "Current Blocklen" size is tested when write command execution.

\*2: If the current Blocklen is other than this value, the card indicates "BLOCK\_LEN\_ERROR" on the Write command response.

\*3: If start address is other than this value, the card will send "ADDRESS\_ERROR" on the Write command response.

**Table 4-5: Write Command Blocklen**

If WRITE\_BL\_PARTIAL is allowed (=1) then smaller blocks, up to resolution of one byte, can be used as well. If the CRC fails, the card shall indicate the failure on the DAT line (see below); the transferred data will be discarded and not be written, and all further transmitted blocks (in multiple block write

mode) will be ignored.

Multiple block write command shall be used rather than continuous single write command to make faster write operation.

If the host uses partial blocks whose accumulated length is not block aligned and block misalignment is not allowed (CSD parameter WRITE\_BLK\_MISALIGN is not set), the card shall detect the block misalignment error and abort programming before the beginning of the first misaligned block. The card shall set the ADDRESS\_ERROR error bit in the status register, and while ignoring all further data transfer, wait in the *Receive-data-State* for a stop command.

Note that the first data block is misaligned for write command (i.e. ADDRESS\_ERROR is reported in the actual response of the write command), the card remains in tran state and no data is programmed.

The write operation shall also be aborted if the host tries to write over a write protected area. In this case, however, the card shall set the WP\_VIOLATION bit.

Programming of the CSD register does not require a previous block length setting. The transferred data is also CRC protected. If a part of the CSD register is stored in ROM, then this unchangeable part shall match the corresponding part of the receive buffer. If this match fails, then the card will report an error and not change any register contents.

Some cards may require long and unpredictable times to write a block of data. After receiving a block of data and completing the CRC check, the card will begin writing and hold the DAT0 line low if its write buffer is full and unable to accept new data from a new WRITE\_BLOCK command. The host may poll the status of the card with a SEND\_STATUS command (CMD13) at any time, and the card will respond with its status. The status bit READY\_FOR\_DATA indicates whether the card can accept new data or whether the write process is still in progress. The host may deselect the card by issuing CMD7 (to select a different card) which will displace the card into the *Disconnect State* and release the DAT line without interrupting the write operation. When reselecting the card, it will reactivate busy indication by pulling DAT to low if programming is still in progress and the write buffer is unavailable. Actually, the host may perform simultaneous write operation to several cards with inter-leaving process. The interleaving process can be done by accessing each card separately while other cards are in busy. This process can be done by proper CMD and DAT0-3 line manipulations (disconnection of busy cards).

- **Pre-erased Setting prior to a Multiple Block Write Operation**

Setting a number of write blocks to be pre-erased (ACMD23) will make a following Multiple Block Write operation faster compared to the same operation without preceding ACMD23. The host will use this command to define how many number of write blocks are going to be send in the next write operation. If the host will terminate the write operation (Using stop transmission) before all the data blocks sent to the card the content of the remaining write blocks is undefined (can be either erased or still have the old data). If the host will send more number of write blocks than defined in ACMD23 the card will erase block one by one (as new data is received). This number will be reset to the default (=1) value after Multiple Blocks Write operation.

It is recommended using this command preceding CMD25, some of the cards will be faster for Multiple Write Blocks operation. Note that the host should send ACMD23 just before WRITE command if the host wants to use the pre-erased feature. If not, pre-erase-count might be cleared automatically when another commands (ex: Security Application Commands) are executed.

- **Send Number of Written Blocks**

Systems that use Pipeline mechanism for data buffers management are, in some cases, unable to determine which block was the last to be well written to the flash if an error occurs in the middle of a Multiple Blocks Write operation. The card will respond to ACMD22 with the number of well written blocks.

#### **4.3.5 Erase**

It is desirable to erase many write blocks simultaneously in order to enhance the data throughput. Identification of these write blocks is accomplished with the ERASE\_WR\_BLK\_START (CMD32), ERASE\_WR\_BLK\_END (CMD33) commands.

The host should adhere to the following command sequence: ERASE\_WR\_BLK\_START, ERASE\_WR\_BLK\_END and ERASE (CMD38).

If an erase (CMD38) or address setting (CMD32, 33) command is received out of sequence, the card shall set the ERASE\_SEQ\_ERROR bit in the status register and reset the whole sequence.

If an out of sequence command (except SEND\_STATUS) is received, the card shall set the ERASE\_RESET status bit in the status register, reset the erase sequence and execute the last command.

If the erase range includes write protected sectors, they shall be left intact and only the non protected sectors shall be erased. The WP\_ERASE\_SKIP status bit in the status register shall be set.

The address field in the address setting commands is a write block address in byte units. The card will ignore all LSB's below the WRITE\_BL\_LEN (see CSD) size.

As described above for block write, the card will indicate that an erase is in progress by holding DAT0 low. The actual erase time may be quite long, and the host may issue CMD7 to deselect the card or perform card disconnection, as described in the Block Write section, above.

The data at the card after an erase operation is either '0' or '1', depends on the card vendor.

The SCR register bit DATA\_STAT\_AFTER\_ERASE (bit 55) defines whether it is '0' or '1'.

#### **4.3.6 Write Protect Management**

Three write protect methods are supported in the SD Memory Card as follows:

- Mechanical write protect switch (Host responsibility only)
- Card internal write protect (Card's responsibility)
- Password protection card lock operation.

- **Mechanical Write Protect Switch**

A mechanical sliding tablet on the side of the card (refer to the Part 1 Mechanical Addenda) will be used by the user to indicate that a given card is write protected or not. If the sliding tablet is positioned in such a way that the window is open it means that the card is write protected. If the window is close the card is not write-protected.

A proper, matched, switch on the socket side will indicate to the host that the card is write-protected or not. It is the responsibility of the host to protect the card. The position of the write protect switch is unknown to the internal circuitry of the card.

- **Card's Internal Write Protection (Optional)**

Card data may be protected against either erase or write. The entire card may be permanently write-protected by the manufacturer or content provider by setting the permanent or temporary write protect bits in the CSD. For cards which support write protection of groups of sectors by setting the WP\_GRP\_ENABLE bit in the CSD, portions of the data may be protected (in units of WP\_GRP\_SIZE sectors as specified in the CSD), and the write protection may be changed by the application. The SET\_WRITE\_PROT command sets the write protection of the addressed write-protect group, and the CLR\_WRITE\_PROT command clears the write protection of the addressed write-protect group.

The SEND\_WRITE\_PROT command is similar to a single block read command. The card shall send a data block containing 32 write protection bits (representing 32 write protect groups starting at the specified address) followed by 16 CRC bits. The address field in the write protect commands is a group address in byte units. The card will ignore all LSB's below the group size.

The Password Card Lock protection is described in the following section.

Note that SDHC and SDXC Cards do not support Write Protection and do not respond to write-protection commands (CMD28, CMD29 and CMD30).

### 4.3.7 Card Lock/Unlock Operation

#### 4.3.7.1 General

The password protection feature enables the host to lock a card while providing a password, which later will be used for unlocking the card. The password and its size are kept in a 128-bit PWD and 8-bit PWD\_LEN registers, respectively. These registers are non-volatile so that a power cycle will not erase them.

Locked cards respond to (and execute) all commands in the "basic" command class (class 0), ACMD41, CMD16 and "lock card" command class. Thus, the host is allowed to reset, initialize, select, query for status, etc., but not to access data on the card. If the password was previously set (the value of PWD\_LEN is not 0), the card will be locked automatically after power on.

Similar to the existing CSD register write commands, the lock/unlock command is available in "transfer state" only. This means that it does not include an address argument and the card shall be selected before using it.

The card lock/unlock command has the structure and bus transaction type of a regular single block write command. The transferred data block includes all the required information of the command (password setting mode, PWD itself, card lock/unlock etc.). Table 4-6 describes the structure of the command data block. Note that the host compliant to the Physical Specification Version 2.00 or later shall set reserved bits (Bit7-4) to 0 when issuing CMD42.

Byte #	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	Reserved (shall be set to 0)				ERASE	LOCK_ UNLOCK	CLR_ PWD	SET_ PWD
1	PWDS_LEN							
2	Password data							
...								
PWDS_LEN + 1								

**Table 4-6: Lock Card Data Structure**

- **ERASE:** 1 Defines Forced Erase Operation. In byte 0, bit 3 will be set to 1 (all other bits shall be 0). All other bytes of this command will be ignored by the card.
- **LOCK/UNLOCK:** 1 = Locks the card. 0 = Unlock the card (note that it is valid to set this bit together with SET\_PWD but it is not allowed to set it together with CLR\_PWD).
- **CLR\_PWD:** 1 = Clears PWD.
- **SET\_PWD:** 1 = Set new password to PWD
- **PWDS\_LEN:** Defines the following password(s) length (in bytes). In case of a password change, this field includes the total password lengths of old and new passwords. The password length is up to 16 bytes. In case of a password change, the total length of the old password and the new password can be up to 32 bytes.
- **Password data:** In case of setting a new password, it contains the new password. In case of a password change, it contains the old password followed by the new password.

The data block size shall be defined by the host before it sends the card lock/unlock command. The block length shall be set to greater than or equal to the required data structure of the lock/unlock command. In the following explanation, changing block size by CMD16 is not a mandatory requirement for the lock/unlock command.

Since block length shall always be even in DDR50 mode, the block length for CMD42 shall always be rounded up to an even size. If CMD16 is used prior to CMD42 to set the block length, it shall always specify an even length.

The following paragraphs define the various lock/unlock command sequences:

- **Setting the Password**

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bits password size (in bytes), and the number of bytes of the new password. In the case that a password *replacement* is done, then the block size shall consider that both passwords-the old and the new one-are sent with the command.
- Send the Card Lock/Unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode (SET\_PWD), the length (PWDS\_LEN) and the password itself. In the case that a password *replacement* is done, then the length value (PWDS\_LEN) shall include both passwords (the old and the new one) and the password data field shall include the old password (currently used) followed by the new password. Note that the card shall handle the calculation of the new password length internally by subtracting the old password length from PWDS\_LEN field.
- In the case that the sent old password is not correct (not equal in size and content), then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register and the old password does not change. In the case that the sent old password is correct (equal in size and content), then the given new password and its size will be saved in the PWD and PWD\_LEN registers, respectively.

Note that the password length register (PWD\_LEN) indicates if a password is currently set. When it equals 0, there is no password set. If the value of PWD\_LEN is not equal to zero, the card will lock itself after power up. It is possible to lock the card immediately in the current power session by setting the LOCK/UNLOCK bit (while setting the password) or sending an additional command for card lock.

- **Reset the Password:**

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode CLR\_PWD, the length (PWDS\_LEN), and the password itself. If the PWD and PWD\_LEN content match the sent password and its size, then the content of the PWD register is cleared and PWD\_LEN is set to 0. If the password is not correct, then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

- **Locking the Card:**

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode LOCK, the length (PWDS\_LEN) and the password itself.

If the PWD content is equal to the sent password, then the card will be locked and the card-locked status bit will be set in the status register. If the password is not correct, then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

Note that it is possible to set the password and to lock the card in the same sequence. In such a case, the host shall perform all the required steps for setting the password (as described above) including the bit LOCK set while the new password command is sent.

If the password was previously set (PWD\_LEN is not 0), then the card will be locked automatically after

power on reset.

An attempt to lock a locked card or to lock a card that does not have a password will fail and the LOCK\_UNLOCK\_FAILED error bit will be set in the status register, unless it was done during a password definition or change operations.

- **Unlocking the Card:**

- Select a card (CMD7), if not previously selected.
- Define the block length (CMD16), given by the 8-bit card lock/unlock mode, the 8-bit password size (in bytes), and the number of bytes of the currently used password.
- Send the card lock/unlock command with the appropriate data block size on the data line including the 16-bit CRC. The data block shall indicate the mode UNLOCK, the length (PWDS\_LEN) and the password itself.

If the PWD content is equal to the sent password, then the card will be unlocked and the card-locked status bit will be cleared in the status register. If the password is not correct, then the LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

Note that unlocking is done only for the current power session. As long as the PWD is not cleared, the card will be locked automatically on the next power up. The only way to unlock the card is by clearing the password.

An attempt to unlock an unlocked card will fail and LOCK\_UNLOCK\_FAILED error bit will be set in the status register, unless it was done during a password definition or change operation.

#### **4.3.7.2 Parameter and the Result of CMD42**

The block length shall be greater than or equal to the required data structure of CMD42; otherwise, the result of CMD42 is undefined and the card may be in the unexpected locked state. Table 4-7 clarifies the behavior of CMD42. The reserved bits in the parameter (bit7-4) of CMD42 shall be don't care. In the case that CMD42 requires the password, it is assumed that the old password and the new password are set correctly; otherwise the card indicates an error regardless of Table 4-7. If the password length is 0 or greater than 128 bits, the card indicates an error. If errors occur during execution of CMD42, the LOCK\_UNLOCK\_FAILED (Bit24 of Card Status) shall be set to 1 regardless of Table 4-7. The CARD\_IS\_LOCKED (Bit25 of Card Status) in the response of CMD42 shall be the same as Current Card State in Table 4-7. In the field of Card Status, 0 to 1 means the card changes to Locked and 1 to 0 means the card changes to Unlocked after execution of CMD42. It can be seen in the response of CMD13 after the CMD42. The LOCK\_UNLOCK\_FAILED (Bit24 of Card Status) as the result of CMD42 can be seen in the response of either CMD42 or the following CMD13.



CMD42 Parameter in the data  
Bit3: ERASE  
Bit2: LOCK\_UNLOCK  
Bit1: CLR\_PWD  
Bit0: SET\_PWD

Related bits in the Card Status  
Bit25: CARD\_IS\_LOCKED  
Bit24: LOCK\_UNLOCK\_FAILED

CMD42 Parameter				Current Card State	PWD_LEN and PWD	Result of the Function	Card Status	
Bit3	Bit2	Bit1	Bit0				Bit25	Bit24
After Power On					Exist Cleared	The card is locked The card is unlocked	1 0	0 0
1	0	0	0	Locked	Exist	Force Erase (Refer to Table 4-8)	Table 4-8	
1	0	0	0	Unlocked	Exist	Error	0	1
1	0	0	0	Unlocked	Cleared	Error	0	1
0	1	0	0	Locked	Exist	Error	1	1
0	1	0	0	Unlocked	Exist	Lock the card	0 to 1	0
0	1	0	0	Unlocked	Cleared	Error	0	1
0	1	0	1	Locked	Exist	Replace password and the card is still locked	1	0
0	1	0	1	Unlocked	Exist	Replace password and the card is locked	0 to 1	0
0	1	0	1	Unlocked	Cleared	Set Password and lock the card	0 to 1	0
0	0	1	0	Locked	Exist	Clear PWD_LEN and PWD and the card is unlocked	1 to 0	0
0	0	1	0	Unlocked	Exist	Clear PWD_LEN and PWD	0	0
0	0	1	0	Unlocked	Cleared	Error (Note *4 Refer to Table 4-10)	0	1
0	0	0	1	Locked	Exist	Replace password and the card is unlocked	1 to 0	0
0	0	0	1	Unlocked	Exist	Replace password and the card is unlocked	0	0
0	0	0	1	Unlocked	Cleared	Set password and the card is still unlocked	0	0
0	0	0	0	Locked	Exist	Unlock the card	1 to 0	0
0	0	0	0	Unlocked	Exist	Error	0	1
0	0	0	0	Unlocked	Cleared	Error	0	1
Other combinations				Don't care	Don't care	Error (Note *1 Refer to Table 4-10)	0 or 1	1

Table 4-7: Lock Unlock Function (Basic Sequence for CMD42)

Application Note:

To replace password, the host should consider following cases. When PWD\_LEN and password data exist, the card assumes old and new passwords are set in the data structure. When PWD\_LEN and PWD are cleared, the card assumes only new password is set in the data structure. In this case, the host shall not set old password in the data structure; otherwise, unexpected password is set.

#### 4.3.7.3 Forcing Erase

In the case that the user forgot the password (the PWD content) it is possible to erase all the card data content along with the PWD content. This operation is called *Forced Erase*.

- Select a card (CMD7), if not previously selected already.
- Define the block length (CMD16) to 1 byte (8-bit card lock/unlock command). Send the card lock/unlock command with the appropriate data block of one byte on the data line including the 16 bit CRC. The data block shall indicate the mode ERASE (the ERASE bit shall be the only bit set).

If the ERASE bit is not the only bit set in the data field, the LOCK\_UNLOCK\_FAILED error bit will be set in the status register and the erase request is rejected. If the command was accepted, then ALL THE CARD CONTENT WILL BE ERASED including the PWD and PWD\_LEN register content and the locked card will be unlocked. An attempt to force erase on an unlocked card will fail and LOCK\_UNLOCK\_FAILED error bit will be set in the status register.

##### 4.3.7.3.1 Force Erase Function to the Locked Card

Table 4-8 clarifies the relation between force erase and Write Protection. The force erase does not erase the secure area. The card shall keep its locked state during the erase execution and change to the unlocked state after the erase of all user area is completed. Similarly, the card shall keep Temporary and Group Write Protection during the erase execution and clear Write Protection after the erase of all user area is completed. In the case of an erase error occurs, the card can continue force erase if the data of error sectors are destroyed.

Write Protections  
PWP: Permanent Write Protect (CSD Bit13)  
TWP: Temporary Write Protect (CSD Bit12)  
GWP: Group Write Protect (CMD28, CMD29, CMD30)

CMD42 Parameter				PWP	TWP GWP	Result of the Function	Card Status	
Bit3	Bit2	Bit1	Bit0				Bit25	Bit24
1	0	0	0	Yes	don't care	Error (Note *2 Refer to Table 4-10)	1	1
1	0	0	0	No	Yes	Execute force erase and clear Temporary Write Protect and Group Write Protect. (Note *3 Refer to Table 4-10)	1 to 0	0
1	0	0	0	No	No	Execute force erase.	1 to 0	0

**Table 4-8: Force Erase Function to the Locked Card (Relation to the Write Protects)**

**4.3.7.4 Relation Between ACMD6 and Lock/Unlock State**

ACMD6 is rejected when the card is locked and bus width can be changed only when the card is unlocked. Table 4-9 shows the relation between ACMD6 and the Lock/Unlock state.

Card State	Bus Mode	Result of the Function
Unlocked	1-bit mode	ACMD6 is accepted
Locked	1-bit mode	ACMD6 is rejected and still in 1-bit mode
Unlocked	4-bit mode	ACMD6 is accepted
Locked	4-bit mode	ACMD6 is rejected and still in 4-bit mode. CMD0 change to 1-bit mode

**Table 4-9: Relation between ACMD6 and the Lock/Unlock State****Application Note:**

After power on (in 1-bit mode), if the card is locked, the SD mode host shall issue CMD42 in 1-bit mode. If the card is locked in 4-bit mode, the SD mode host shall issue CMD42 in 4-bit mode.

**4.3.7.5 Commands Accepted for Locked Card**

The locked card shall accept commands listed below and return response with setting CARD\_IS\_LOCKED.

- 1) Basic class (0)
- 2) Lock card class (7)
- 3) CMD16
- 4) ACMD41
- 5) ACMD42

All other commands including security commands are treated as illegal commands.

Note: CMD11 (Class 0) and CMD40 (Class 7) are new commands accepted in the locked card state. CMD40 is reserved for Security Specification.

**Application Note:**

After power on, the host can recognize the card lock/unlock state by the CARD\_IS\_LOCKED in the response of CMD7 or CMD13.

**4.3.7.6 Two Types of Lock/Unlock Card**

There are two types of lock/unlock function-supported cards. The Type 1 is the earlier version of SD Memory Card and the Type 2 is defined in the Physical Layer Specification Version 1.10 and higher. Table 4-10 shows the difference between these types of cards. The SD memory cards that support Lock/Unlock and comply with Version 1.01, can take either Type 1 or Type 2. The SD Memory Cards that support Lock/Unlock and comply with Version 1.10 and higher, shall take Type 2.

Notes	Type 1 Card (Earlier Version)	Type 2 Card (New Version)
*1 in Table 4-7	Treat CMD42 Parameter=0011b as 0001b. Treat CMD42 Parameter=0111b as 0101b. Treat CMD42 Parameter=0110b as 0010b. Results of other combinations are Error.	All results are Error
*2 in Table 4-8	Execute force erase and set Permanent Write Protect. If force erase is completed, the CARD_IS_LOCKED is changed from 1 to 0. A priority is given to force erase from Permanent Write Protect.	The result is Error A priority is given to Permanent Write Protect from force erase.
*3 in Table 4-8	Execute force erase but Temporary Write Protect and Group Write Protect are not cleared. It should be cleared by the host.	Execute force erase and clear Temporary Write Protect and Group Write Protect.
*4 in Table 4-7	CMD42 Parameter=0010 and CMD42 Parameter=0110 The result is no error. Card status Bit24 will be 0	The result is Error. Card status Bit24 will be 1

**Table 4-10: Version Difference of Lock/Unlock Functions****Application Note:**

The host can use both types of cards without checking the difference by taking account of the following points.

- (1) The host should not set the parameters of CMD42 that return an error listed in Table 4-7. (For \*1)
- (2) The host should not issue a force erase command if the Permanent Write Protect is set to 1, otherwise the Type 1 card can no longer be used even if the user remembers the password. (For \*2)
- (3) After the force erase, if the Temporary Write Protect is not cleared, the host should clear it. (For \*3)

**4.3.8 Content Protection**

Detailed descriptions of the Content Protection mechanism and the related security SD Memory Card commands can be found in the "Part3 Security Specification" document. All SD Memory Card security related commands shall be operated in the data transfer mode of operation.

As defined in the SDMI spec the data content that is saved in the card is saved already encrypted and it passes transparently to/from the card. NO operation is done on the data and there is no restriction on reading the data at any time. Associated with every data packet (song, for example) that is saved in the un-protected memory, there is a special data that shall be saved in a protected memory area. For any access (any Read or Write or Erase Command) from/to the data in the protected area, an authentication procedure shall be done between the card and the connected device, either the LCM (PC for example) or the PD (Portable Device - SD Player for example). After the authentication process has passed OK, the card is ready to accept or give data from/to the connected device. While the card is in the secured mode of operation (after the authentication succeeded), the argument and the associated data that is sent to the card or read from the card are encrypted. At the end of the Read/Write/Erase operation, the card leaves its secured mode automatically.

### 4.3.9 Application-Specific Commands

#### 4.3.9.1 Application-Specific Command – APP\_CMD (CMD55)

This command, when received by the card, causes the card to interpret the following command as an application-specific command, ACMD. The ACMD provides command extension, has the same structure as that of regular commands and it may have the same CMD number. The card recognizes it as ACMD by the fact that it appears after APP\_CMD.

When an ACMD is not defined, the card treats it as regular command. If, as an example, a card has a definition for ACMD13 but not for ACMD7, then, command 13 after APP\_CMD is interpreted as the non-regular CMD13 but command 7 after APP\_CMD is interpreted as the regular CMD7. In order to use one of the ACMD's, the host should be:

- (1) When sending APP\_CMD, the response has the APP\_CMD bit set signaling to the host that ACMD is now expected.
- (2) ACMD55 does not exist. If multiple CMD55 are issued continuously, APP\_CMD bit in each response is set to 1. The command issued immediately after the last CMD55 shall be interpreted as ACMD. When more than one command (except CMD55) is issued directly after CMD55, the first command is interpreted as ACMD and the following commands are interpreted as regular commands
- (3) If a defined ACMD is sent and it is legal, the response has the APP\_CMD bit set, indicating that the accepted command is interpreted as ACMD.
- (4) If an undefined ACMD is sent and it is legal, the response has the APP\_CMD bit cleared, indicating that the accepted command is interpreted as normal CMD.
- (5) If a defined or undefined ACMD is sent and it is illegal, then it is handled as an illegal command. Illegal Command Error is indicated in the next R1/R6 response and host should ignore APP\_CMD status in the response. Next command is handled as normal command.

Host shall not use undefined ACMDs as regular commands even if the specification defines it.

The following ACMD numbers are reserved for the SD Memory Card proprietary applications and shall not be used by any SD Memory Card manufacturer:

ACMD6, ACMD13, ACMD17-26, ACMD38-49, ACMD51.

In above explanation, commands defined in the detailed command description section are "defined" commands but not defined in the section are "Undefined" commands (Section 4.7.4 or Section 7.3.1.3 depends on bus mode). "Legal" means that a defined or undefined command is accepted at the current state and "Illegal" means that a defined or undefined command is not accepted at the current state.

#### 4.3.9.2 General Command - GEN\_CMD (CMD56)

GEN\_CMD (CMD56) is a vendor-specific and optional command. The command operation is defined by this specification. The bus transaction of the GEN\_CMD is the same as the single block read or write commands (CMD24 or CMD17) and accepted only in 'tran\_state'. The response type is R1. The difference is that the argument denotes the direction of the data transfer (rather than the address) and the data block is not a memory payload data but has a vendor-specific format and meaning. The card shall be selected ('*tran\_state*') before sending CMD56. In the case of the Standard Capacity SD Memory Card, the data block size is the BLOCK\_LEN that was defined with CMD16. In case of SDHC and SDXC Cards, block length is fixed to 512byte.

The bit 0 of the argument indicates the direction of the data transfer; 0 means write operation and 1 means read operation. A vendor can define a specific format to bits 31-1 of the argument and content of data block of this command. However, it should be considered that the card shall prevent corruption of the card from receiving unexpected format.

The host should confirm CID before issuing CMD56 so that the card supports the format of CMD56.

### **4.3.10 Switch Function Command**

#### **4.3.10.1 General**

Switch function command (CMD6) is used to switch or expand memory card functions. Currently four function groups are defined:

- (1) Access Mode:  
Selection of SD bus interface speed modes.
- (2) Command System:  
A specific function can be extended and controlled by a set of shared commands.
- (3) Driver Strength  
Selection of suitable output driver strength in UHS-I modes depends on host environment.
- (4) Current Limit / Power Limit  
Selection to limit the maximum current of the UHS-I card in UHS-I modes depends on host power supply capability and heat release capability. This field is re-defined as Power Limit for UHS-II card that has two power supply voltages.


This was introduced in the Physical Layer Specification Version 1.10. Therefore, cards that are compatible with earlier versions of the spec do not support it. The host should check the "SD\_SPEC" field in the SCR register to identify what version of the spec the card complies with before using CMD6. It is also possible to check support of CMD6 by bit10 of CCC in CSD. It is mandatory for an SD memory card of Version 1.10 and higher to support CMD6.

CMD6 is valid under the "Transfer State". Once selected, via the switch command, all functions only return to the default function after a power cycle, CMD6 (Mode 1 operation with Function 0 in each function group) or CMD0. Executing a power cycle or issuing CMD0 will cause the card to reset to the "idle" state and all the functions to switch back to the default function.

As a response to CMD6, the SD Memory Card will send R1 response on the CMD line and 512 bits of status on the DAT lines. From the SD bus transaction point of view, this is a standard single block read transaction and the time out value of this command is 100 ms, the same as in read command. If CRC error occurs on the status data, the host should issue a power cycle.

CMD6 function switching period is within 8 clocks after the end bit of status data. When CMD6 changes the bus behavior (i.e. access mode), the host is allowed to use the new functions (increase/decrease CLK frequency beyond the current max CLK frequency), at least 8 clocks after at the end of the switch command transaction (see Figure 4-14).

In response to CMD0, the switching period is within 8 clocks after the end bit of CMD0. When CMD6 has changed the bus behavior (i.e. access mode) the host is allowed to start the initialization process, at least 8 clocks after at the CMD0.

**Figure 4-14: Use of Switch Command**

CMD6 supports six function groups, and each function group supports sixteen branches (functions). Only one function can be chosen and active in a given function group. Function 0 in each function group is the default function (compatible with Spec. 1.01).

CMD6 can be used in two modes:

- Mode 0 (Check function) is used to query if the card supports a specific function or functions.
- Mode 1 (set function) is used to switch the functionality of the card.

#### **4.3.10.2 Mode 0 Operation - Check Function**

CMD6 mode 0 is used to query which functions the card supports, and to identify the maximum current consumption of the card under the selected functions.

Refer to Table 4-31: Switch function commands (class 10) for the argument definition of CMD6.

A query is done by setting the argument field of the command, as follows:

- Set the Mode bit to 0
- Select only one function in each function group. Selection of default function is done by setting the function to 0x0. Select a specific function by using appropriate values from Table 4-11. Selecting 0xF will keep the current function that has been selected for the function group.
- When the function in query is ready, the card returns the inquired function number, if busy, the card returns the current function number (See Table 4-15).

In response to a query, the switch function will return the following 3 statuses (see Table 4-13):

- The functions that are supported by each of the function groups
- The function that the card will switch to in each of the function groups. This value is identical to the provided argument if the host made a valid selection or 0xF if the selected function was invalid.
- Maximum current consumption under the selected functions. If one of the selected functions was wrong, the return value will be 0.

#### **4.3.10.3 Mode 1 Operation - Set Function**

CMD6 mode 1 is used to switch the functionality of the card.

Switching to a new functionality is done by:

- Setting the Mode bit to 1
- Selecting only one function in each function group. Selection of default function is done by setting the function to 0x0. It is recommended to specify 0xF (no influence) for all selected functions, except for functions that need to be changed. Selecting 0xF will keep the current function for the function group.
- When a function cannot be switched because it is busy, the card returns the current function number (not returns 0xF), the other functions in the other groups may still be switched.

In response to a set function, the switch function will return the following 3 statuses:

- The functions that are supported by each of the function groups
- The function that is the result of the switch command. In case of invalid selection of one function or more, all set values are ignored and no change will be done (identical to the case where the host selects 0xF for all functions groups). The response to an invalid selection of function will be 0xF.
- Maximum current consumption under the selected functions. If one of the selected functions was wrong, the return value will be 0.



Arg. Slice	[23:20]	[19:16]	[15:12]	[11:8]	[7:4]	[3:0]
Group No.	6	5	4	3	2	1
Function name	reserved	reserved	Current Limit / Power Limit	Driver Strength	Command system	Access mode <sup>*1</sup>
0x0	Default <sup>*2</sup>		Default <sup>*2</sup> 200mA / 0.72W	Default <sup>*2</sup> Type B	Default <sup>*2</sup>	Default <sup>*2</sup> / SDR12
0x1	Reserved	Reserved	400mA / 1.44W	Type A	For eC	High-Speed / SDR25
0x2	Reserved	Reserved	600mA / 2.16W	Type C	Reserved	SDR50
0x3	Reserved	Reserved	800mA / 2.88W	Type D	OTP	SDR104
0x4	Reserved	Reserved	Reserved	Reserved	ASSD	DDR50
0x5	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x6	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x7	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x8	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0x9	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0xA	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0xB	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0xC	Reserved	Reserved	Reserved	Reserved	(eSD)	Reserved
0xD	Reserved	Reserved	Reserved	Reserved	Reserved	Reserved
0xE	Reserved	Reserved	Reserved	Reserved	Vendor specific	Reserved
0xF	No influence					

Note1: Bus Speed Mode is alias of Access Mode.

Note2: "Default" of Function 0 means that a function of just after the card initialized.

**Table 4-11: Available Functions**

Function Group 1 is defined as Bus Speed Mode switch. If the card is initialized in 3.3V signal level, Default Speed and High Speed are assigned to function 0 and 1. Then support bits of function 2 to 4 (SDR50, SDR104 and DDR50) are set to 0. If the card is initialized in 1.8V signal level, SDR and DDR modes are assigned from function 0 to function 4.

Function Group 2 is defined for Command System extension. CMD34-37, CMD50 and CMD57 are reserved for SD command system. OTP and ASSD are added. Refer to Part A1 Advanced Security Extension (McEX), Part 1 OTP Addendum and Part A3 ASSD Core Specification for more detail.

Function Group 3 is defined as driver strength selection for UHS-I modes. This switch is effective in 1.8V signaling mode. Refer to Section 6.7.1 for more detail.

**Physical Layer Specification Version 4.00**

Function Group 4 is defined as Current Limit switch for SDR50, SDR104 and DDR50 of UHS-I Card. The Current Limit does not act on the card in SDR12 and SDR25. The default value of the Current Limit is 200mA (minimum setting). Then after selecting one of SDR50, SDR104 or DDR50 mode by Function Group 1, host needs to change the Current Limit to enable the card to operate in higher performance. The support bits for the functions in function group 4 are defined as follows depends on signal voltage level regardless of the UHS-I card types (UHS50 and UHS104):

Function 0-F	F0	F1	F2	F3	F4....FE	FF
3.3V Signal	1	0	0	0	0 .... 0	1
1.8V Signal	1	1	1	1	0 .... 0	1

Current Limit: F0=200mA, F1=400mA, F2=600mA, F3=800mA

For example, when the maximum current of a card is 300mA, the card operates less than 200mA when the Current Limit is set to 200mA and less than 300mA when Current Limit is set to 400mA, 600mA or 800mA.

As UHS-II Card has two voltage ranges, Current Limit is changed to Power Limit. The Power Limit restricts not only current of VDD1 and VDD2 but also total card power consumption (VDD1+VDD2) and power of VDD2. The definition of Power Limit includes that of Current Limit.

Function Group 4 Power Limit	Total Card Power (VDD1+VDD2) Current Limit of VDD1	Power of VDD2 Current Limit of VDD2
Function 0	0.72W(max), 200mA(VDD1 max.)	0.39W(max.), 200mA(VDD2 max.)
Function 1	1.44W(max), 400mA(VDD1 max.)	0.39W(max.), 200mA(VDD2 max.)
Function 2	2.16W(max), 600mA(VDD1 max.)	TBD
Function 3	2.88W(max), 800mA(VDD1 max.)	TBD

Note: Power is defined at the maximum voltage: 3.6V for VDD1 and 1.95V for VDD2.

**Table 4-12 : Power Limit of UHS-II Card**

**Application Notes:**

Default setting is 200mA, 0.72W. In this mode, UHS-I and UHS-II card may not provide the maximum performance. The Speed Grade performance is defined at 400mA, 1.44W mode. The maximum performance of the card is available when setting of this field covers the maximum current (power) of the card that can be read by CMD6 mode 0.

Host determines setting of this field by the host power supply capability to the card, heat release method taken by a host and the maximum current of a connector.

The followings are requirements in UHS-II mode,

- (1) Function Group 1 and 3 are not used.
- (2) Support of Function Group 2 is optional.
- (3) Support of Function Group 4 is mandatory.

**4.3.10.4 Switch Function Status**

The switch function status is the returned data block that contains function and current consumption information. The block length is predefined to 512 bits and the use of SET\_BLK\_LEN command is not necessary. Table 4-13 describes the status data structure.

The status bits of the response contain the information of the function group. Maximum current consumption will be used only for the new function added through this command. In this case, VDD\_R\_CURR\_MIN, VDD\_W\_CURR\_MIN, VDD\_R\_CURR\_MAX and VDD\_W\_CURR\_MAX values in the CSD register provides the current consumption when all card functions are set to the default state and can be used by spec 1.01 compatible hosts.

Bits	Description	Width																												
511:496	<p><b>Maximum Current/Power Consumption</b></p> <p>This field indicates total current/power consumption of the card including enabled functions selected by the Function Selection ( [399:376] bits), selected SDIO functions and also dependent on selected Bus Speed Mode.</p> <p>The host should check the maximum current consumption by mode 0 operation and verify that it can supply the necessary current/power before executing mode 1 operation.</p> <p>Especially in UHS-I or UHS-II mode, this field is related to Current Limit / Power Limit setting. CMD6 mode 0 indicates the maximum current/power of a selected bus speed mode regardless of the setting of Current Limit / Power Limit. CMD6 mode 1 indicates the maximum current/power of a selected bus speed mode depending on the setting of Current Limit.</p> <p>Definition for SD I/F Mode</p> <table><tr><th>Value</th><th>Maximum Current(Power) Consumption at 3.6V</th></tr><tr><td>0</td><td>Error</td></tr><tr><td>1</td><td>1mA (3.6mW)</td></tr><tr><td>2</td><td>2mA (7.2mW)</td></tr><tr><td>3</td><td>3mA (10.8mW)</td></tr><tr><td>.....</td><td>.....</td></tr><tr><td>65,535</td><td>65,535mA (235926mW)</td></tr></table> <p>The voltage to calculate current consumption is defined at 3.6V. Maximum current consumption is average over 1second.</p> <p>Definition for UHS-II Mode</p> <p>For UHS-II Card, this field is defined as Maximum Power Consumption. Total maximum power consumption of V<sub>DD1</sub> and V<sub>DD2</sub> is indicated. The definition of Power Consumption in this field is equivalent to Current Consumption at 3.6V. Refer to Current Limit / Power Limit in Section 4.3.10.3 about the relation between power and current of VDD1 and VDD2.</p> <table><tr><th>Value</th><th>Maximum Power Consumption</th></tr><tr><td>0</td><td>Error</td></tr><tr><td>1</td><td>3.6mW (= 1mA x 3.6V)</td></tr><tr><td>2</td><td>7.2mW (= 2mA x 3.6V)</td></tr><tr><td>3</td><td>10.8mW (= 3mA x 3.6V)</td></tr><tr><td>.....</td><td>.....</td></tr><tr><td>65,535</td><td>235926mW</td></tr></table>	Value	Maximum Current(Power) Consumption at 3.6V	0	Error	1	1mA (3.6mW)	2	2mA (7.2mW)	3	3mA (10.8mW)	.....	.....	65,535	65,535mA (235926mW)	Value	Maximum Power Consumption	0	Error	1	3.6mW (= 1mA x 3.6V)	2	7.2mW (= 2mA x 3.6V)	3	10.8mW (= 3mA x 3.6V)	.....	.....	65,535	235926mW	16
Value	Maximum Current(Power) Consumption at 3.6V																													
0	Error																													
1	1mA (3.6mW)																													
2	2mA (7.2mW)																													
3	3mA (10.8mW)																													
.....	.....																													
65,535	65,535mA (235926mW)																													
Value	Maximum Power Consumption																													
0	Error																													
1	3.6mW (= 1mA x 3.6V)																													
2	7.2mW (= 2mA x 3.6V)																													
3	10.8mW (= 3mA x 3.6V)																													
.....	.....																													
65,535	235926mW																													

Bits	Description	Width
495:480	<b>Support Bits of Functions in Function Group 6</b> Each bit corresponds to a function. Function 15 and 0 are always enabled. If a bit 480+i is set, function i is supported (i = Function 15 to 0)	16
479:464	<b>Support Bits of Functions in Function Group 5</b> Each bit corresponds to a function. Function 15 and 0 are always enabled. If a bit 464+i is set, function i is supported (i = Function 15 to 0)	16
463:448	<b>Support Bits of Functions in Function Group 4</b> Each bit corresponds to a function. Function 15 and 0 are always enabled. If a bit 448+i is set, function i is supported (i = Function 15 to 0)	16
447:432	<b>Support Bits of Functions in Function Group 3</b> Each bit corresponds to a function. Function 15 and 0 are always enabled. If a bit 432+i is set, function i is supported (i = Function 15 to 0)	16
431:416	<b>Support Bits of Functions in Function Group 2</b> Each bit corresponds to a function. Function 15 and 0 are always enabled. If a bit 416+i is set, function i is supported (i = Function 15 to 0)	16
415:400	<b>Support Bits of Functions in Function Group 1</b> Each bit corresponds to a function. Function 15 and 0 are always enabled. If a bit 400+i is set, function i is supported (i = Function 15 to 0)	16
399:396	<b>Function Selction of Funtion Group 6</b> mode 0 - The function which can be switched in function group 6. mode 1 - The function which is result of the switch command, in function group 6. 0xF shows function set error with the argument.	4
395:392	<b>Function Selction of Funtion Group 5</b> mode 0 - The function which can be switched in function group 5. mode 1 - The function which is result of the switch command, in function group 5. 0xF shows function set error with the argument.	4
391:388	<b>Function Selction of Funtion Group 4</b> mode 0 - The function which can be switched in function group 4. mode 1 - The function which is result of the switch command, in function group 4. 0xF shows function set error with the argument.	4
387:384	<b>Function Selction of Funtion Group 3</b> mode 0 - The function which can be switched in function group 3. mode 1 - The function which is result of the switch command, in function group 3. 0xF shows function set error with the argument.	4
383:380	<b>Function Selction of Funtion Group 2</b> mode 0 - The function which can be switched in function group 2. mode 1 - The function which is result of the switch command, in function group 2. 0xF shows function set error with the argument.	4
379:376	<b>Function Selction of Funtion Group 1</b> mode 0 - The function which can be switched in function group 1. mode 1 - The function which is result of the switch command, in function group 1. 0xF shows function set error with the argument.	4
375:368	<b>Data Structure Version</b> 00h – bits 511:376 are defined 01h – bits 511:272 are defined 02h-FFh – reserved	8
367:352	<b>Reserved for Busy Status of functions in group 6</b> If bit [i] is set, function [i] is busy. This field can be read in mode 0 and mode 1	16
351:336	<b>Reserved for Busy Status of functions in group 5</b> If bit [i] is set, function [i] is busy. This field can be read in mode 0 and mode 1	16

Bits	Description	Width
335:320	<b>Reserved for Busy Status of functions in group 4</b> If bit [i] is set, function [i] is busy. This field can be read in mode 0 and mode 1	16
319:304	<b>Reserved for Busy Status of functions in group 3</b> If bit [i] is set, function [i] is busy. This field can be read in mode 0 and mode 1	16
303:288	<b>Busy Status of functions in group 2</b> If bit [i] is set, function [i] is busy. This field can be read in mode 0 and mode 1	16
287:272	<b>Reserved for Busy Status of functions in group 1</b> If bit [i] is set, function [i] is busy. This field can be read in mode 0 and mode 1	16
271:0	Reserved (All '0')	272

Table 4-13: Status Data Structure

#### 4.3.10.4.1 Busy Status Indication for Functions

Each bit [367-272] shows the busy status of corresponding functions; 0 indicates ready and 1 indicates busy. While the status is busy, the host should not change the corresponding function. Switch command mode 1 can be applied only to ready functions.

If the function failed to be switched in mode 1 operation and returns the current function number in the response, the function is considered busy. The mode 1 operation may affect the behavior of a function. The mode 0 operations should be used to check the busy status of a function because it does not affect its behavior, especially, for function group 2 as defined below.

Function Group 2															
303	302	301	300	299	298	297	296	295	294	293	292	291	290	289	288
0	VS	0	0	0	0	0	0	0	0	0	ASSD	0	0	eC	0

Note: 0: Ready 1: Busy

Figure 4-15: Busy Status of 'Command System'

#### 4.3.10.4.2 Data Structure Version

Data Structure Version indicates effective bit fields of the Switch Function Status. The cards can set either 00h or 01h. When this field is set to 01, busy status indication is effective.

Data Structure Version	Fields of Status Data Structure
00h	511:376 are defined
01h	511:272 are defined
02h-FFh	Reserved

Table 4-14: Data Structure Version

#### 4.3.10.4.3 Function Table of Switch Command

Table 4-15, Table 4-16 and Table 4-17 shows possible combinations of the function switch.

"**Argument**" indicates 4-bit code specified in the argument of switch command (bits 23-0). "**Busy Status**" indicates the function is busy as defined below.

"**Status Code**" indicates 4-bit code in the Status Data Structure, bits 399-376.

Argument	Busy Status	Status Code	Comment
0	Don't Care	0	Status indicates a default function, which is always supported.
Supported function	Ready	=Arg.	Status indicates that the function specified in the argument is supported and can be switched.
	Busy	Current Selected	Status indicates that the function specified in the argument is supported but cannot be switched because the function is busy.
Not Supported function	Don't Care	Fh	Status indicates that the function specified in the argument is not supported.
Fh	Don't Care	Current Selected	Status indicates current selected function

**Table 4-15: Status Code of Mode 0 to Supported Function Group**

Argument	Busy Status	Status Code	Comment
0	Don't Care	0	Default function can always be switched.
Supported function	Ready	=Arg.	Status indicates the same function number as specified in the argument, which means successful function change.
	Busy	Current Selected	Switch function is canceled and status indicates current selected function.
Not Supported function	Don't Care	Fh	If one of the function groups indicates an error code (Fh), switch requests to all switch functions are canceled and the rest of the data in the Status Data Structure should be ignored.
Fh	Don't Care	Current Selected	Status indicates current selected function

**Table 4-16: Status Code of Mode 1 to Supported Function Group**

Argument	Busy Status	Status Code	Comment
0	Don't Care	0	Status always indicates 0.
Eh-1h	Don't Care	Fh	Status always indicates Fh.
Fh	Don't Care	0	Status always indicates 0.

**Table 4-17: Status Code of Mode 0 and 1 to Unsupported Function Group**

#### 4.3.10.5 Relationship between CMD6 Data and Other Commands

The card may accept the commands using only CMD line (CMD12, CMD13, etc) during a CMD6 transaction but its response and result are undefined.


**Application Note:**

The host is advised not to issue any command during a CMD6 transaction. If the host cannot obtain valid data of CMD6, it is advised to issue CMD0 and try re-initialization.

- **Relationship between CMD6 Data and CMD12**

Case 1: Not complete case (The card does not output all data.)


In the case that the host sends the end bit of CMD12 before CRC bit 15, CMD6 is stopped by CMD12, and the card shall terminate data transfer of CMD6. The card behavior is not guaranteed and re-initialization from CMD0 is the only way to recover from an undefined state. The end bit of the host command is followed, on the data line, with one more data bit and one end bit.



**Figure 4-16: CMD12 during CMD6; Case 1**

Case 2: Complete case (The card outputs all data.)

The card shall complete the CMD6 execution and its behavior is guaranteed. The complete case includes the later timing of CMD12 than Figure 4-17. The end bit of the host command is followed by the end bit on the data line.




**Figure 4-17: CMD12 during CMD6; Case 2**

**Application Note:**

The host is advised not to issue CMD12 during a CMD6 transaction.


**4.3.10.6 Switch Function Flow Example**

Figure 4-18 (a) to (c) shows three possible cases of a switch function sequence. Depending on the busy status of the function, the function changes asynchronously to the sequence of CMD6. The host needs to cope with these three cases.

**Figure 4-18: Example of Switch Function flow**

Before switching functions, the host should issue CMD6 (mode0) to obtain the busy status and current consumption. If the current consumption is not acceptable, the host should find another combination of functions that meets the host's current limitation. If the busy status is read, the host can issue CMD6 (mode1) to switch function as described in Figure 4-18 (a) and (c). If a function busy status is busy, host should not issue CMD6 (mode1) as described in Figure 4-18(b). Figure 4-18 (c) shows the case that CMD6 (mode1) is cancelled due to the busy status change after the host receives ready status of the function at mode 0 operation. Figure 4-19 shows the sequence of the switching function.



**Figure 4-19: Switching Function Flow****Application Note:**

It is recommended that the host should follow the illustrated sequence to switch the function.

#### 4.3.10.7 Example of Checking

##### Card Condition

Support function = command system: For eC (0x1), access mode: High-Speed (0x1)

Current function = command system: For eC (0x1), access mode: Default (0x0)

Switch example: command system: For eC => Default, access mode: Default => High-Speed

##### Case (1) - Check function with no error

CMD6 argument = '0000 0000 1111 1111 1111 1111 **0000 0001**'

Read Data = [511:496] = '0000 0000 0100 0000' (=64mA)


[495:400] = '1000 0000 0000 0001' & '1000 0000 0000 0001' & '1000 0000 0000 0001' &  
'1000 0000 0000 0001' & '1000 0000 0000 0011' & '1000 0000 0000 0011'

[399:376] = '0000 0000 0000 0000 0000 0001'

[375:368] = Data Structure Version

[367:272] = Busy Status of functions in group 1-6

[271:0] = Reserved (All '0')



##### Case (2) - Check function with error

CMD6 argument = '0000 0000 1111 **1000** 1111 **0010** 0000 0001'

Read Data = [511:496] = '0000 0000 0000 0000' (means error)


[495:400] = '1000 0000 0000 0001' & '1000 0000 0000 0001' & '1000 0000 0000 0001' &  
'1000 0000 0000 0001' & '1000 0000 0000 0011' & '1000 0000 0000 0011'

[399:376] = '0000 **1111** 0000 **1111** 0000 0001'

[375:368] = Data Structure Version

[367:272] = Busy Status of functions in group 1-6

[271:0] = Reserved (All '0')



#### 4.3.10.8 Example of Switching

##### Card Condition

Support function = command system: For eC (0x1), access mode: High-Speed (0x1)

Current function = command system: For eC (0x1), access mode: Default (0x0)

Switch example: command system: For eC => Default, access mode: Default => High-Speed

##### Case (3) - Switch function with no error

CMD6 argument = '1000 0000 1111 1111 1111 1111 **0000 0001**'

Read Data = [511:496] = '0000 0000 0100 0000' (=64mA)

[495:400] = '1000 0000 0000 0001' & '1000 0000 0000 0001' & '1000 0000 0000 0001' &


'1000 0000 0000 0001' & '1000 0000 0000 0011' & '1000 0000 0000 0011'

[399:376] = '0000 0000 0000 0000 0000 0001'

[375:368] = Data Structure Version

[367:272] = Busy Status of functions in group 1-6

[271:0] = Reserved (All '0')



##### Case (4) - Switch function with error

CMD6 argument = '1000 0000 1111 **1000** 1111 **0010** 0000 0001'

Read Data = [511:496] = '**0000 0000 0000 0000**' (means error)

[495:400] = '1000 0000 0000 0001' & '1000 0000 0000 0001' & '1000 0000 0000 0001' &


'1000 0000 0000 0001' & '1000 0000 0000 0011' & '1000 0000 0000 0011'

[399:376] = '0000 **1111** 0000 **1111** 0001 0000'

[375:368] = Data Structure Version

[367:272] = Busy Status of functions in group 1-6

[271:0] = Reserved (All '0')



#### **4.3.11 High-Speed Mode (25 MB/sec interface speed)**

Although the Rev 1.01 SD memory card supports up to 12.5 MB/sec interface speed, the speed of 25 MB/sec is necessary to support increasing performance needs of the host and because memory size continues to grow.

To achieve the 25 MB/sec interface speed, the clock rate is increased to 50 MHz and CLK/CMD/DAT signal timing and circuit conditions are reconsidered and changed from the Physical Layer Specification Version 1.01.

After power up, the SD memory card is in the default speed mode, and by using Switch Function command (CMD6), the Version 1.10 and higher SD memory card can be placed in High-Speed mode. The High-Speed function is a function in the access mode group (see Table 4-11). Supporting High-Speed mode is optional.

Because it is not possible to control two cards or more in the case that each of them has a different timing mode (Default and High-Speed mode) and in order to satisfy severe timing, the host shall drive only one card. CLK/CMD/DAT signal shall be connected in 1-to-1 between the host and the card.

#### **4.3.12 Command System**

SD commands CMD34-37, CMD50, and CMD57 are reserved for SD command system expansion via the switch command. Switching between the various functions of the command system function group, will change the interpretation and associated bus transaction (i.e. command without data transfer, single block read, multiple block write, etc.) of these commands. Supporting Command system is optional

- When the "standard command set" (default function 0x0) is selected, these commands will not be recognized by the card and will be considered as illegal commands (as defined in the Physical Layer Specification Version 1.01)
- When the "vendor specific" (function 0xE) is selected, the behaviors of these commands are vendor specific. They are not defined by this standard and may change for different card vendors.
- When the "mobile e-commerce" (function 0x1) is selected, the behavior of these commands is governed by the SD Specifications Part A1: Mobile Commerce Extension Specification.

When either of these extensions is used, special care should be given to proper selection of the command set function, otherwise, the host command may be interpreted incorrectly.

All other commands of the SD memory card (not reserved for the switch commands) are always available and will be executed as defined in this document regardless of the currently selected commands set.

**4.3.13 Send Interface Condition Command (CMD8)**

CMD8 (Send Interface Condition Command) is defined to initialize SD Memory Cards compliant to the Physical Layer Specification Version 2.00 or later. CMD8 is valid when the card is in Idle state. This command has two functions.

- Voltage check:  
Checks whether the card can operate on the host supply voltage.
- Enabling expansion of existing command and response:  
Reviving CMD8 enables to expand new functionality to some existing commands by redefining previously reserved bits. ACMD41 was expanded to support initialization of SDHC Card and the expansion is also applied to SDXC Card.

Table 4-18 shows the format of CMD8.

Bit position	47	46	[45:40]	[39:20]	[19:16]	[15:8]	[7:1]	0
Width (bits)	1	1	6	20	4	8	7	1
Value	'0'	'1'	'001000'	'00000h'	x	x	x	'1'
Description	Start bit	Transmission bit	Command index	Reserved bits	Voltage supplied (VHS)	Check pattern	CRC7	End bit

Voltage Supplied	Value Definition
0000b	Not Defined
0001b	2.7-3.6V
0010b	Reserved for Low Voltage Range
0100b	Reserved
1000b	Reserved
Others	Not Defined

**Table 4-18: Format of CMD8**

When the card is in Idle state, the host shall issue CMD8 before ACMD41. In the argument, 'voltage supplied' is set to the host supply voltage and 'check pattern' is set to any 8-bit pattern.

The card checks whether it can operate on the host's supply voltage. The card that accepted the supplied voltage returns R7 response. In the response, the card echoes back both the voltage range and check pattern set in the argument. If the card does not support the host supply voltage, it shall not return response and stays in Idle state. Table 4-19 shows the card operation for CMD8.

**Application Note:**

It is recommended to use '10101010b' for the 'check pattern'.

Command Argument Check					Response of Card <sup>1</sup>				
Index	Reserved	VHS	Pattern	CRC	Index	Reserved	VCA	Pattern	CRC
Don't Care	Don't Care	Don't Care	Don't Care	Error	No Response (CRC Error Indication in the following command)				
Not 8	Don't Care	Don't Care	Don't Care	Correct	Depends on command index				
=8	Don't Care	Mismatch <sup>2</sup>	Don't Care	Correct	No Response				
=8	Don't Care	Match <sup>2</sup>	Don't Care	Correct	8	0	Echo Back	Echo Back	Calculate

1): Response indicates the actual response the card returns. (It does not include errors during response transfer.)

2): Match means AND of the following conditions a) and b). Mismatch is other cases.

a) Only one bit is set to 1 in VHS.

b) The card supports the host supply voltage.

**Table 4-19: Card Operation for CMD8 in SD Mode**

#### 4.3.14 Command Functional Difference in Card Capacity Types

CCS in the response of ACMD41 determines card capacity types: CCS=0 is SDSC and CCS=1 is SDHC or SDXC.

Memory access commands include block read commands (CMD17, CMD18), block write commands (CMD24, CMD25), and block erase commands (CMD32, CMD33).

Following are the functional differences of memory access commands between SDSC and SDHC, SDXC:

- **Command Argument**  
SDHC and SDXC use the 32-bit argument of memory access commands as block address format. Block length is fixed to 512 bytes regardless CMD16,  
SDSC uses the 32-bit argument of memory access commands as byte address format. Block length is determined by CMD16,  
i.e.:  
(a) Argument 0001h is byte address 0001h in the SDSC and 0001h block in SDHC and SDXC  
(b) Argument 0200h is byte address 0200h in the SDSC and 0200h block in SDHC and SDXC
- **Partial Access and Misalign Access**  
SDHC and SDXC disable Partial access and Misalign access (crossing physical block boundary) as the block address is used. Access is only granted based on block addressing.
- **Set Block Length**  
SDHC and SDXC use 512-byte fixed block length for memory access commands regardless of the block length set by CMD16. The setting of the block length does not affect the memory access commands. CMD42 is not classified as a memory access command. The data block size shall be specified by CMD16 and the block length can be set up to 512 bytes. Setting block length larger than 512 bytes sets the BLOCK\_LEN\_ERROR error bit regardless of the card capacity.
- **Write Protected Group**  
SDHC and SDXC do not support write-protected groups. Issuing CMD28, CMD29 and CMD30 generates the ILLEGAL\_COMMAND error.

## 4.4 Clock Control


The SD Memory Card bus clock signal can be used by the host to change the cards to energy saving mode or to control the data flow (to avoid under-run or over-run conditions) on the bus. The host is allowed to lower the clock frequency or shut it down. For example, in the case that a host with 512 Bytes of data buffer would like to transfer data to a card with 1 KByte write blocks. So, to preserve a continuous data transfer, from the card's point of view, the clock to the card shall be stopped after the first 512 Bytes. Then the host will fill its internal buffer with another 512 Bytes. After the second half of the write block is ready in the host, it will continue the data transfer to the card by re-starting the clock supply. In such a way, the card does not recognize any interruptions in the data transfer.

There are a few restrictions the host shall consider:

- The bus frequency can be changed at any time (under the restrictions of maximum data transfer frequency and the identification frequency defined by the specification document).
- An exemption to the above is ACMD41 (SD\_APP\_OP\_COND). After issuing the command ACMD41, the following 1) or 2) procedures shall be done by the host until the card becomes ready.

1) Issue continuous clock in the frequency range of 100 KHz-400 KHz.

If the host wants to stop the clock, poll busy bit by ACMD41 command at less than 50 ms intervals.



- It is an obvious requirement that the clock shall be running for the card to output data or response tokens. After the last SD Memory Card bus transaction, the host is required, to provide **8 (eight)** clock cycles for the card to complete the operation before shutting down the clock. Following is a list of the various bus transactions:
  - A command with no response. 8 clocks after the host command end bit.
  - A command with response. 8 clocks after the card response end bit.
  - A read data transaction. 8 clocks after the end bit of the last data block.
  - A write data transaction. 8 clocks after the CRC status token.
- The host is allowed to shut down the clock of a "busy" card. The card will complete the programming operation regardless of the host clock. However, the host shall provide a clock edge for the card to turn off its busy signal. Without a clock edge, the card (unless previously disconnected by a deselect command -CMD7) will force the DAT line down forever.





- **CRC16**

In the case of one DAT line usage, the CRC16 is used for payload protection in block transfer mode. The CRC check sum is a 16-bit value and is computed as follows:

Generator polynomial  $G(x) = x^{16} + x^{12} + x^5 + 1$


$M(x) = (\text{first bit}) * x^n + (\text{second bit}) * x^{n-1} + \dots + (\text{last bit}) * x^0$

$\text{CRC}[15..0] = \text{Remainder} [(M(x) * x^{16})/G(x)]$

The first bit is the first data bit of the corresponding block. The degree  $n$  of the polynomial denotes the number of bits of the data block decreased by one (e.g.  $n = 4095$  for a block length of 512 bytes). The generator polynomial  $G(x)$  is a standard CCITT polynomial. The code has a minimal distance  $d=4$  and is used for a payload length of up to 2048 Bytes ( $n \leq 16383$ ).

The same CRC16 method shall be used in single DAT line mode and in wide bus mode.

In wide bus mode, the CRC16 is done on each line separately.



**Figure 4-21: CRC16 Generator/Checker**

- **CRC16 Example**

512 bytes with 0xFF data --> CRC16 = 0x7FA1

## 4.6 Error Conditions

### 4.6.1 CRC and Illegal Command

All commands are protected by CRC (cyclic redundancy check) bits. If the addressed card's CRC check fails, the card does not respond and the command is not executed. The card does not change its state, and COM\_CRC\_ERROR bit is set in the status register.

Similarly, if an illegal command has been received, a card shall not change its state, shall not response and shall set the ILLEGAL\_COMMAND error bit in the status register. Only the non-erroneous state branches are shown in the state diagrams (see Figure 4-1 and Figure 4-13).

Table 4-34 contains a complete state transition description.

There are different kinds of illegal commands:

- Commands that belong to classes not supported by the card (e.g. write commands in read only cards).
- Commands not allowed in the current state (e.g. CMD2 in Transfer State).
- Commands that are not defined (e.g. CMD5).

### 4.6.2 Read, Write and Erase Timeout Conditions

A card shall complete the command within the time period defined as follows or give up and return an error message. If the host does not get any response with the given timeout it should assume that the card is not going to respond and try to recover (e.g. reset the card, power cycle, reject, etc.).

#### 4.6.2.1 Read

For a Standard Capacity SD Memory Card, the times after which a timeout condition for read operations occurs are (card independent) **either 100 times longer** than the typical access times for these operations given below **or 100 ms (the lower of the two)**. The read access time is defined as the sum of the two times given by the CSD parameters TAAC and NSAC (see Chapter 5.3). In the case of a single read operation, these card parameters define the typical delay between the end bit of the read command and the start bit of the data block. In the case of a multiple-read operation, they also define the typical delay between the end bit of a data block and the start bit of next data block.

A High Capacity SD Memory Card and Extended Capacity SD Memory Card indicate TAAC and NSAC as fixed values. The host should use 100 ms timeout (minimum) for single and multiple read operations rather than using TAAC and NSAC.

#### 4.6.2.2 Write

For a Standard Capacity SD Memory Card, the times after which a timeout condition for write operations occurs are (card independent) **either 100 times longer** than the typical program times for these operations given below **or 250 ms (the lower of the two)**. The R2W\_FACTOR field in the CSD is used to calculate the typical block program time obtained by multiplying the read access time by this factor. It applies to all write commands (e.g. SET(CLR)\_WRITE\_PROTECT, PROGRAM\_CSD and the block write commands). High Capacity SD Memory Card and Extended Capacity SD Memory Card indicate R2W\_FACTOR as a fixed value.

In case of High Capacity SD Memory Card, maximum length of busy is defined as 250ms for all write operation.

While the card should try to maintain that busy indication of write operation does not exceed 250ms in the case of SDXC card, if the card is not possible to maintain operations with 250ms busy, the card can indicate write busy up to 500ms including single and multiple block write in the following scenarios:

- a) The last busy in any write operation up to 500ms including single and multiple block write.
- b) When multiple block write is stopped by CMD12, the busy from the response of CMD12 is up to 500ms.
- c) When multiple block write is stopped by CMD23, the busy after the last data block is up to 500ms.

- d) Busy indication at block gap in multiple block write is up to 250ms except a following case. When the card executes consecutive two blocks write (2\*512Bytes) and it spans across the physical block boundary, the busy after the each block can be indicated up to 500ms.

Especially regardless of the above definition, a speed class writing mode specified by CMD20 shall keep write busy up to 250ms in any case until the end of speed class write is indicated.

There are two types of busies in a multiple block write operation.

- (1) Write busy at block gap (without CMD12) is maximum 250ms
- (2) Write busy after CMD12 is maximum 250ms (500ms for SDXC)

If CMD12 is issued during a multiple block write operation's busy period, the host timeout counter is reset and the 250ms (500ms for SDXC) timeout period is measured from the response of CMD12.

In UHS-II mode, data is transferred by the unit of Data Burst. Data Burst consists of one or multiple data blocks and is determined depends on capability of host and card. Busy is not indicated after every block but indicated after every Data Burst. The maximum busy length after Data Burst is defined as 1 second. Refer to UHS-II Addendum about Data Burst for more details.

**Application Notes:**

The host should use a fixed timeout for write operations rather than using a timeout calculated from the R2W\_FACTOR parameter.

It is strongly recommended for hosts to implement more than 500ms timeout value even if the card indicates the 250ms maximum busy length.

Even if the card supports Speed Class, any multiple block write operation may indicate a busy period of up to a maximum of 250ms. The sum of the busy periods over an AU is limited by Speed Class.

In UHS-II mode, refer to the UHS-II Addendum about host timeout setting.

#### **4.6.2.3 Erase**

If the card supports parameters for erase timeout calculation in the SD Status, the host should use them to determine erase timeout (see Chapter 4.10.2). If the card does not support these parameters, erase timeout can be estimated by block write delay.

The duration of an erase command can be estimated by the number of write blocks (WRITE\_BL) to be erased multiplied by 250 ms.

## 4.7 Commands

SD Commands applicable to UHS-II are defined in the UHS-II Addendum.

### 4.7.1 Command Types

There are four kinds of commands defined to control the SD Memory Card:

- Broadcast commands (bc), no response - The broadcast feature is only if all the CMD lines are connected together in the host. If they are separated, then each card will accept it separately in its turn.
- Broadcast commands with response (bcr)  
response from all cards simultaneously - Since there is no Open Drain mode in SD Memory Card, this type of command shall be used only if all the CMD lines are separated - the command will be accepted and responded by every card separately.
- Addressed (point-to-point) commands (ac)  
no data transfer on DAT
- Addressed (point-to-point) data transfer commands (adtc)  
data transfer on DAT

All commands and responses are sent over the CMD line of the SD Memory Card. The command transmission always starts with the left bit of the bit string corresponding to the command codeword.

### 4.7.2 Command Format

All commands have a fixed code length of 48 bits.

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width (bits)	1	1	6	32	7	1
Value	'0'	'1'	x	x	x	'1'
Description	Start bit	Transmission bit	Command index	Argument	CRC7	End bit

**Table 4-20: Command Format**

A command always starts with a start bit (always 0), followed by the bit indicating the direction of transmission (host = 1). The next 6 bits indicate the index of the command, this value being interpreted as a binary coded number (between 0 and 63). Some commands need an argument (e.g. an address), which is coded by 32 bits. A value denoted by 'x' in the table above indicates this variable is dependent on the command. All commands are protected by a CRC (see Chapter 4.5 for the definition of CRC7). Every command codeword is terminated by the end bit (always 1). All commands and their arguments are listed in Table 4-22-Table 4-31.

### 4.7.3 Command Classes

The command set of the SD Memory Card system is divided into several classes (See Table 4-21). Each class supports a set of card functionalities.

Table 4-21 determines the setting of CCC from the card supported commands. A CCC bit, which corresponds to a supported command number, is set to 1. A class in CCC includes mandatory commands is always set to 1. Cards with specific functions may need to support some optional commands. For example, Combo Card shall support CMD5.

Class 0, 2, 4, 5 and 8 are mandatory and shall be supported by all SD Memory Cards. Class 7 except CMD40 is mandatory for SDHC and SDXC. The other classes are optional. The supported Card Command Classes (CCC) are coded as a parameter in the card specific data (CSD) register of each card, providing the host with information on how to access the card.

**Physical Layer Specification Version 4.00**

Card Command Class (CCC)		0	1	2	3	4	5	6	7	8	9	10	11
Supported commands	class description	basic	reserved	block read	reserved	block write	erase	write protection	lock card	application specific	I/O mode	switch	extension
CMD0	Mandatory	+											
CMD2	Mandatory	+											
CMD3	Mandatory	+											
CMD4	Mandatory	+											
CMD5	Optional										+		
CMD6 <sup>2</sup>	Mandatory											+	
CMD7	Mandatory	+											
CMD8 <sup>3</sup>	Mandatory	+											
CMD9	Mandatory	+											
CMD10	Mandatory	+											
CMD11 <sup>5</sup>	Optional	+											
CMD12	Mandatory	+											
CMD13	Mandatory	+											
CMD15	Mandatory	+											
CMD16	Mandatory			+		+			+				
CMD17	Mandatory			+									
CMD18	Mandatory			+									
CMD19 <sup>5</sup>	Optional			+									
CMD20 <sup>6</sup>	Optional			+		+							
CMD23 <sup>7</sup>	Optional			+		+							
CMD24 <sup>1</sup>	Mandatory					+							
CMD25 <sup>1</sup>	Mandatory					+							
CMD27 <sup>1</sup>	Mandatory					+							
CMD28	Optional							+					
CMD29	Optional							+					
CMD30	Optional							+					
CMD32 <sup>1</sup>	Mandatory						+						
CMD33 <sup>1</sup>	Mandatory						+						
CMD34-37 <sup>2</sup>	Optional											+	
CMD38 <sup>1</sup>	Mandatory						+						
CMD40	Optional								+				
CMD42 <sup>4</sup>	(Note 4)								+				
CMD48 <sup>8</sup>	Reserved												+
CMD49 <sup>8</sup>	Reserved												+
CMD50 <sup>2</sup>	Optional											+	
CMD52	Optional										+		
CMD53	Optional										+		

**Physical Layer Specification Version 4.00**

Card Command Class (CCC)		0	1	2	3	4	5	6	7	8	9	10	11
Supported commands	class description	basic	reserved	block read	reserved	block write	erase	write protection	lock card	application specific	I/O mode	switch	extension
CMD55	Mandatory									+			
CMD56	Mandatory									+			
CMD57 <sup>2</sup>	Optional											+	
ACMD6	Mandatory									+			
ACMD13	Mandatory									+			
ACMD22 <sup>1</sup>	Mandatory									+			
ACMD23 <sup>1</sup>	Mandatory									+			
ACMD41	Mandatory									+			
ACMD42	Mandatory									+			
ACMD51	Mandatory									+			

Note (1): The commands related write and erase are mandatory only for the Writable types of Cards.

Note (2): This command was defined in version 1.10

Note (3): This command is newly defined in version 2.00

Note (4): This command is optional in Version 1.01 and 1.10 and mandatory from Version 2.00

Note (5): Mandatory for UHS-I supported Card

Note (6): Not supported by SDSC. Optional for SDHC and Mandatory for SDXC.

Note (7): Not supported by SDSC. Mandatory for UHS104 card.

Note (8): This command is reserved for functional extension in later of Version 4.00.

**Table 4-21: Card Command Classes (CCCs) in SD Mode**

**4.7.4 Detailed Command Description**

The following tables describe in detail all SD Memory Card bus commands. The responses R1-R3, R6 are defined in Chapter 4.9. The registers CID, CSD and DSR are described in Chapter 5. The card shall ignore stuff bits and reserved bits in an argument.

<b>CMD INDEX</b>	<b>type</b>	<b>argument</b>	<b>resp</b>	<b>abbreviation</b>	<b>command description</b>
CMD0	bc	[31:0] stuff bits	-	GO_IDLE_STATE	Resets all cards to idle state
CMD1	reserved				
CMD2	bcr	[31:0] stuff bits	R2	ALL_SEND_CID	Asks any card to send the CID numbers on the CMD line (any card that is connected to the host will respond)
CMD3	bcr	[31:0] stuff bits	R6	SEND_RELATIVE_ADDR	Ask the card to publish a new relative address (RCA)
CMD4	bc	[31:16] DSR [15:0] stuff bits	-	SET_DSR	Programs the DSR of all cards
CMD5	reserved for I/O cards (refer to the "SDIO Card Specification")				
CMD7	ac	[31:16] RCA [15:0] stuff bits	R1b (only from the selected card)	SELECT/DESELECT_CARD	Command toggles a card between the stand-by and transfer states or between the programming and disconnect states. In both cases, the card is selected by its own relative address and gets deselected by any other address; address 0 deselects all. In the case that the RCA equals 0, then the host may do one of the following: <ul style="list-style-type: none"> <li>- Use other RCA number to perform card de-selection.</li> <li>- Re-send CMD3 to change its RCA number to other than 0 and then use CMD7 with RCA=0 for card de-selection.</li> </ul>
CMD8	bcr	[31:12]reserved bits [11:8]supply voltage(VHS) [7:0]check pattern	R7	SEND_IF_COND	Sends SD Memory Card interface condition, which includes host supply voltage information and asks the card whether card supports voltage. Reserved bits shall be set to '0'.
CMD9	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CSD	Addressed card sends its card-specific data (CSD) on the CMD line.
CMD10	ac	[31:16] RCA [15:0] stuff bits	R2	SEND_CID	Addressed card sends its card identification (CID) on CMD the line.
CMD11	ac	[31:0] reserved bits (all 0)	R1	VOLTAGE_SWITCH	Switch to 1.8V bus signaling level.
CMD12	ac	[31:0] stuff bits	R1b	STOP_TRANSMISSION	Forces the card to stop transmission
CMD13	ac	[31:16] RCA [15:0] stuff bits	R1	SEND_STATUS	Addressed card sends its status register.
CMD14	reserved				

CMD INDEX	type	argument	resp	abbreviation	command description
CMD15	ac	[31:16] RCA [15:0] reserved bits	-	GO_INACTIVE_STATE	Sends an addressed card into the <i>Inactive State</i> . This command is used when the host explicitly wants to deactivate a card. Reserved bits shall be set to '0'.

Table 4-22: Basic Commands (class 0)

CMD INDEX	type	argument	resp	abbreviation	command description
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	In the case of a Standard Capacity SD Memory Card, this command sets the block length (in bytes) for all following block commands (read, write, lock). Default block length is fixed to 512 Bytes. Set length is valid for memory access commands only if partial block read operation are allowed in CSD. In the case of SDHC and SDXC Cards, block length set by CMD16 command <b>does not</b> affect memory read and write commands. Always 512 Bytes fixed block length is used. This command is effective for LOCK_UNLOCK command. In both cases, if block length is set larger than 512Bytes, the card sets the BLOCK_LEN_ERROR bit. In DDR50 mode, data is sampled on both edges of the clock. Therefore, block length shall always be even.
CMD17	adtc	[31:0] data address <sup>2</sup>	R1	READ_SINGLE_BLOCK	In the case of a Standard Capacity SD Memory Card, this command, this command reads a block of the size selected by the SET_BLOCKLEN command. <sup>1</sup> In case of SDHC and SDXC Cards, block length is fixed 512 Bytes regardless of the SET_BLOCKLEN command.
CMD18	adtc	[31:0] data address <sup>2</sup>	R1	READ_MULTIPLE_BLOCK	Continuously transfers data blocks from card to host until interrupted by a STOP_TRANSMISSION command. Block length is specified the same as READ_SINGLE_BLOCK command.
CMD19	adtc	[31:0] reserved bits (all 0)	R1	SEND_TUNING_BLOCK	64 bytes tuning pattern is sent for SDR50 and SDR104.



**Physical Layer Specification Version 4.00**

CMD INDEX	type	argument	resp	abbreviation	command description
CMD20	ac	[31:28]Speed Class Control [27:0]Reserved (all-0)	R1b	SPEED_CLASS_CONTROL	Speed Class control command. Refer to Section 4.13.2.8.
CMD21 CMD22	reserved				
CMD23	ac	[31:0] Block Count	R1	SET_BLOCK_COUNT	Specify block count for CMD18 and CMD25.

1) The data transferred shall not cross a physical block boundary unless READ\_BLK\_MISALIGN is set in the CSD.

2) SDSC Card (CCS=0) uses byte unit address and SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).

**Table 4-23: Block-Oriented Read Commands (class 2)**

CMD INDEX	type	argument	resp	abbreviation	command description
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	See description in Table 4-23
CMD20	ac	[31:28]Speed Class Control [27:0]Reserved (all-0)	R1b	SPEED_CLASS_CONTROL	Speed Class control command. Refer to Section 4.13.2.8.
CMD23	ac	[31:0] Block Count	R1	SET_BLOCK_COUNT	Specify block count for CMD18 and CMD25.
CMD24	adtc	[31:0] data address <sup>2</sup>	R1	WRITE_BLOCK	In case of SDSC Card, block length is set by the SET_BLOCKLEN command <sup>1</sup> . In case of SDHC and SDXC Cards, block length is fixed 512 Bytes regardless of the SET_BLOCKLEN command.
CMD25	adtc	[31:0] data address <sup>2</sup>	R1	WRITE_MULTIPLE_BLOCK	Continuously writes blocks of data until a STOP_TRANSMISSION follows. Block length is specified the same as WRITE_BLOCK command.
CMD26	Reserved For Manufacturer				
CMD27	adtc	[31:0] stuff bits	R1	PROGRAM_CSD	Programming of the programmable bits of the CSD.

1) The data transferred shall not cross a physical block boundary unless WRITE\_BLK\_MISALIGN is set in the CSD. In the case that write partial blocks is not supported, then the block length=default block length (given in CSD).

2) SDSC Card (CCS=0) uses byte unit address and SDHC and SDXC Cards (CCS=1) use block unit address (512 bytes unit).

**Table 4-24: Block-Oriented Write Commands (class 4)**

CMD INDEX	type	argument	resp	abbreviation	command description
CMD28	ac	[31:0] data address <sup>2</sup>	R1b	SET_WRITE_PROT	If the card has write protection features, this command sets the write protection bit of the addressed group. The properties of write protection are coded in the card specific data (WP_GRP_SIZE). SDHC and SDXC Cards do not support this command.
CMD29	ac	[31:0] data address <sup>2</sup>	R1b	CLR_WRITE_PROT	If the card provides write protection features, this command clears the write protection bit of the addressed group. SDHC and SDXC Cards do not support this command.
CMD30	adtc	[31:0] write protect data address <sup>2</sup>	R1	SEND_WRITE_PROT	If the card provides write protection features, this command asks the card to send the status of the write protection bits. <sup>1</sup> SDHC and SDXC Cards do not support this command.
CMD31	reserved				

1) 32 write protection bits (representing 32 write protect groups starting at the specified address) followed by 16 CRC bits are transferred in a payload format via the data line. The last (least significant) bit of the protection bits corresponds to the first addressed group. If the addresses of the last groups are outside the valid range, then the corresponding write protection bits shall be set to 0.

2) Data address is in byte units in a Standard Capacity SD Memory Card.

**Table 4-25: Block Oriented Write Protection Commands (class 6)**

CMD INDEX	type	argument	resp	abbreviation	command description
CMD32	ac	[31:0] data address <sup>1</sup>	R1	ERASE_WR_BLK_START	Sets the address of the first write block to be erased.
CMD33	ac	[31:0] data address <sup>1</sup>	R1	ERASE_WR_BLK_END	Sets the address of the last write block of the continuous range to be erased.
CMD38	ac	[31:0] stuff bits	R1b	ERASE	Erases all previously selected write blocks.
CMD39	reserved				
CMD41	reserved				

1) SDSC Card (CCS=0) uses byte unit address and SDHC and SDXC Cards (CCS=1) use block unit address (512 bytes unit).

2) CMD40 is moved to Table 4-27 (Class 7).

**Table 4-26: Erase Commands (class 5)**

**Physical Layer Specification Version 4.00**

CMD INDEX	type	argument	resp	abbreviation	command description
CMD16	ac	[31:0] block length	R1	SET_BLOCKLEN	See description in Table 4-23
CMD40	adtc	Reserved for Security Specification			
CMD42	adtc	[31:0] Reserved bits (Set all 0)	R1	LOCK_UNLOCK	Used to set/reset the password or lock/unlock the card. The size of the data block is set by the SET_BLOCK_LEN command. Reserved bits in the argument and in Lock Card Data Structure shall be set to 0.
CMD43-47 CMD51	reserved				

**Table 4-27: Lock Card (class 7)**

CMD INDEX	type	argument	resp	abbreviation	command description
CMD55	ac	[31:16] RCA [15:0] stuff bits	R1	APP_CMD	Indicates to the card that the next command is an application specific command rather than a standard command
CMD56	adtc	[31:1] stuff bits. [0]: RD/WR	R1	GEN_CMD	Used either to transfer a data block to the card or to get a data block from the card for general purpose/application specific commands. In case of a SDSC Card, block length is set by the SET_BLOCK_LEN command. In case of SDHC and SDXC Cards, block length is fixed to 512 bytes. The host sets RD/WR=1 for reading data from the card and sets to 0 for writing data to the card.
CMD58-59	reserved				
CMD60-63	reserved for manufacturer				

**Table 4-28: Application-Specific Commands (class 8)**

All the application-specific commands (given in Table 4-28) are supported if Class 8 is allowed (mandatory in SD Memory Card).

CMD INDEX	type	argument	resp	abbreviation	command description
CMD52-54	Commands for SDIO (refer to the "SDIO Card Specification")				

**Table 4-29: I/O Mode Commands (class 9)**

All future reserved commands shall have a codeword length of 48 bits, as well as their responses (if there are any).

**Physical Layer Specification Version 4.00**

The following table describes all the application-specific commands supported/reserved by the SD Memory Card. All the following ACMDs shall be preceded with APP\_CMD command (CMD55).

ACMD INDEX	type	argument	resp	abbreviation	command description
ACMD1-5	Reserved				
ACMD6	ac	[31:2] stuff bits [1:0]bus width	R1	SET_BUS_WIDTH	Defines the data bus width ('00'=1bit or '10'=4 bits bus) to be used for data transfer. The allowed data bus widths are given in SCR register.
ACMD7-12	Reserved				
ACMD13	adtc	[31:0] stuff bits	R1	SD_STATUS	Send the SD Status. The status fields are given in Table 4-43.
ACMD14-16	Reserved for Security Specification				
ACMD17	Reserved				
ACMD18	Reserved for SD security applications <sup>1</sup>				
ACMD19-21	Reserved				
ACMD22	adtc	[31:0] stuff bits	R1	SEND_NUM_WR_BLOCKS	Send the number of the written (without errors) write blocks. Responds with 32bit+CRC data block. If WRITE_BL_PARTIAL='0', the unit of ACMD22 is always 512 byte. If WRITE_BL_PARTIAL='1', the unit of ACMD22 is a block length which was used when the write command was executed.
ACMD23	ac	[31:23] stuff bits [22:0]Number of blocks	R1	SET_WR_BLK_ERASE_COUNT	Set the number of write blocks to be pre-erased before writing (to be used for faster Multiple Block WR command). "1"=default (one wr block) <sup>2</sup> .
ACMD24	Reserved				
ACMD25	Reserved for SD security applications <sup>1</sup>				
ACMD26	Reserved for SD security applications <sup>1</sup>				
ACMD27-28	Reserved for Security Specification				
ACMD29	Reserved				
ACMD30-35	Reserved for Security Specification				
ACMD36-37	Reserved				
ACMD38	Reserved for SD security applications <sup>1</sup>				
ACMD39-40	Reserved				

**Physical Layer Specification Version 4.00**

ACMD INDEX	type	argument	resp	abbreviation	command description
ACMD41	bcr	[31]reserved bit [30]HCS(OCR[30]) [29]reserved for eSD [28]XPC [27:25]reserved bits [24]S18R [23:0] V <sub>DD</sub> Voltage Window(OCR[23:0])	R3	SD_SEND_OP_CON D	Sends host capacity support information (HCS) and asks the accessed card to send its operating condition register (OCR) content in the response on the CMD line. HCS is effective when card receives SEND_IF_COND command. Sends request to switch to 1.8V signaling (S18R). Reserved bit shall be set to '0'. CCS bit is assigned to OCR[30]. XPC controls the maximum current in the default speed mode of SDXC card. XPC=0 means 100mA (max.) but speed class is not supported. XPC=1 means 150mA (max.) and speed class is supported.
ACMD42	ac	[31:1] stuff bits [0]set_cd	R1	SET_CLR_CARD_DETECT	Connect[1]/Disconnect[0] the 50 KOhm pull-up resistor on CD/DAT3 (pin 1) of the card.
ACMD43-49	--	--	--	--	Reserved for SD security applications <sup>1</sup>
ACMD51	adtc	[31:0] stuff bits	R1	SEND_SCR	Reads the SD Configuration Register (SCR).
ACMD52-54	Reserved for Security Specification				
ACMD55	Not exist				Equivalent to CMD55. Refer to Section 4.3.9.1.
ACMD56-59	Reserved for Security Specification				

1) Refer to the "Part3 Security Specification" for a detailed explanation about the SD Security Features

2) Command STOP\_TRAN (CMD12) shall be used to stop the transmission in Write Multiple Block whether or not the pre-erase (ACMD23) feature is used.

**Table 4-30: Application Specific Commands used/reserved by SD Memory Card**

Table 4-31 was added in version 1.10.

CMD INDEX	type	argument	resp	abbreviation	command description
CMD6	adtc	[31] Mode 0:Check function 1:Switch function [30:24] reserved (All '0') [23:20] reserved for function group 6 (0h or Fh) [19:16] reserved for function group 5 (0h or Fh) [15:12] function group 4 for current limit [11:8] function group 3 for drive strength [7:4] function group 2 for command system [3:0] function group 1 for access mode	R1	SWITCH_FUNC	Checks switchable function (mode 0) and switch card function (mode 1). See Chapter 4.3.10.
CMD34	Reserved for each command system set by switch function command (CMD6). Detailed definition is referred to each command system specification.				
CMD35					
CMD36					
CMD37					

CMD INDEX	type	argument	resp	abbreviation	command description
CMD50					
CMD57					

Table 4-31: Switch Function Commands (class 10)

Table 4-32 is added in Version 4.00. These commands are reserved for future extension.

CMD INDEX	type	argument	resp	abbreviation	command description
CMD48	adtc	TBD	R1	TBD	Single block read type.
CMD49	adtc	TBD	R1	TBD	Single block write type.

Table 4-32: Function Extension Commands (class 11)

#### 4.7.5 Difference of SD Commands Definition in UHS-II

Table 4-33 shows the difference of SD commands definition when the card is in UHS-II mode.

SD-TRAN driver of host should manage the difference of SD commands functions. Not supported commands should not issue to UHS-II card. CMD13 shall not be issued during data transfer. Normally, data transfer should be stopped by setting TLEN instead of using CMD12. CMD23 and CMD55 functions are included in UHS-II packet functions.

Command	Description
CMD0	Terminate SD transaction and reset SD-TRAN state.
CMD3	Returns Device ID in the response instead of RCA
CMD6	Function Group 1 and 3 are not supported.
CMD7	Device ID is set to the argument instead of RCA
CMD13	Not supported during data transfer.
CMD11	Not Supported.
CMD12	Normally, TLEN (data length) in UHS-II packet is used to stop data transfer. CMD12 should be used to abort an operation when illegal situation occurs.
CMD15	Not Supported.
CMD19	Not Supported.
CMD23	Not Affected. TLEN in UHS-II packet is used to specify data length.
CMD55	Not Affected. ACMD is set by APP field in UHS-II packet.
ACMD6	Not Supported.
ACMD42	Not Supported.

Not Affected means that card returns response with NACK=0 but the command is not executed in any card state.

Not Supported means that card returns response with NACK=1.

Table 4-33 : Difference of SD Commands Definition in UHS-II

## 4.8 Card State Transition Table

Table 4-34 defines the card state transitions dependant on the received command. State name in the table is the next state after the command is executed. "-" indicated that the command is treated as illegal command. In addition, whether a command is executable depends on command class (CCC).

	Current State									
	idle	ready	ident	stby	tran	data	rcv	prg	dis	ina
"Operation Complete"	-	-	-	-	-	tran	-	tran	stby	-
<b>class 0</b>										
CMD0	idle	idle	idle	idle	idle	idle	idle	idle	idle	-
CMD2	-	ident	-	-	-	-	-	-	-	-
CMD3	-	-	stby	stby	-	-	-	-	-	-
CMD4	-	-	-	stby	-	-	-	-	-	-
CMD7, card is addressed	-	-	-	tran	-	-	-	-	prg	-
CMD7, card is not addressed	-	-	-	stby	stby	stby	-	dis	-	-
CMD8	idle	-	-	-	-	-	-	-	-	-
CMD9	-	-	-	stby	-	-	-	-	-	-
CMD10	-	-	-	stby	-	-	-	-	-	-
CMD11	-	ready	-	-	-	-	-	-	-	-
CMD12	-	-	-	-	-	tran	prg	-	-	-
CMD13	-	-	-	stby	tran	data	rcv	prg	dis	-
CMD15	-	-	-	ina	ina	ina	ina	ina	ina	-
<b>class 2</b>										
CMD16	-	-	-	-	tran	-	-	-	-	-
CMD17	-	-	-	-	data	-	-	-	-	-
CMD18	-	-	-	-	data	-	-	-	-	-
CMD19	-	-	-	-	data	-	-	-	-	-
CMD20	-	-	-	-	prg	-	-	-	-	-
CMD23	-	-	-	-	tran	-	-	-	-	-
<b>class 4</b>										
CMD16	-	-	-	-	tran	-	-	-	-	-
CMD20	-	-	-	-	prg	-	-	-	-	-
CMD23	-	-	-	-	tran	-	-	-	-	-
CMD24	-	-	-	-	rcv	-	-	-	-	-
CMD25	-	-	-	-	rcv	-	-	-	-	-
CMD27	-	-	-	-	rcv	-	-	-	-	-
<b>class 6</b>										
CMD28	-	-	-	-	prg	-	-	-	-	-
CMD29	-	-	-	-	prg	-	-	-	-	-
CMD30	-	-	-	-	data	-	-	-	-	-
<b>class 5</b>										
CMD32	-	-	-	-	tran	-	-	-	-	-
CMD33	-	-	-	-	tran	-	-	-	-	-

**Physical Layer Specification Version 4.00**

	Current State									
	idle	ready	ident	stby	tran	data	rcv	prg	dis	ina
CMD38	-	-	-	-	prg	-	-	-	-	-
<b>class 7</b>										
CMD40	-	-	-	-	data	-	-	-	-	-
CMD42	-	-	-	-	rcv	-	-	-	-	-
<b>class 8</b>										
CMD55	idle	-	-	stby	tran	data	rcv	prg	dis	-
CMD56; RD/WR = 0	-	-	-	-	rcv	-	-	-	-	-
CMD56; RD/WR = 1	-	-	-	-	data	-	-	-	-	-
ACMD6	-	-	-	-	tran	-	-	-	-	-
ACMD13	-	-	-	-	data	-	-	-	-	-
ACMD22	-	-	-	-	data	-	-	-	-	-
ACMD23	-	-	-	-	tran	-	-	-	-	-
ACMD18,25,26,38, 43,44,45,46,47,48,49	Refer to the "Part3 Security Specification" for information about the SD Security Features									
ACMD41, OCR check is OK and card is not busy	ready	-	-	-	-	-	-	-	-	-
ACMD41, OCR check is OK and card is busy <sup>2</sup>	idle	-	-	-	-	-	-	-	-	-
ACMD41, OCR check fails	ina	-	-	-	-	-	-	-	-	-
ACMD41, query mode	idle	-	-	-	-	-	-	-	-	-
ACMD42	-	-	-	-	tran	-	-	-	-	-
ACMD51	-	-	-	-	data	-	-	-	-	-
<b>class 9</b>										
CMD52-CMD54	refer to the "SDIO Card Specification"									
<b>class 10<sup>1</sup></b>										
CMD6	-	-	-	-	data	-	-	-	-	-
CMD34-37,50,57	refer to each command system specification									
<b>class 11<sup>3</sup></b>										
CMD48	-	-	-	-	data	-	-	-	-	-
CMD49	-	-	-	-	rcv	-	-	-	-	-
CMD41,CMD43-47, CMD58-59	reserved									
CMD60...CMD63	reserved for manufacturer									

Note (1): Class 10 commands were defined in Version 1.10.

Note (2): Card returns busy in case of following.

- Card executes internal initialization process
- When HCS in the argument is set to 0 to SDHC or SDXC Card.

Note (3): Class 11 commands are reserved in Version 4.00.

**Table 4-34: Card State Transition Table**

The state transitions of the SD Memory Card application-specific commands are given under Class 8, above.



## 4.9 Responses

All responses are sent via the command line CMD. The response transmission always starts with the left bit of the bit string corresponding to the response codeword. The code length depends on the response type.

A response always starts with a start bit (always 0), followed by the bit indicating the direction of transmission (card = 0). A value denoted by 'x' in the tables below indicates a variable entry. All responses except the type R3 (see below) are protected by a CRC (see Chapter 4.5 for the definition of CRC7). Every command codeword is terminated by the end bit (always 1).

There are five types of responses for the SD Memory Card. The SDIO Card supports additional response types named R4 and R5. Refer to SDIO Card Spec for detailed information on the SDIO commands and responses. Their formats are defined as follows:

### 4.9.1 R1 (normal response command):

Code length is 48 bits. The bits 45:40 indicate the index of the command to be responded to, this value being interpreted as a binary coded number (between 0 and 63). The status of the card is coded in 32 bits. Note that if a data transfer to the card is involved, then a busy signal may appear on the data line after the transmission of each block of data. The host shall check for busy after data block transmission.

The card status is described in Chapter 4.10.

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width (bits)	1	1	6	32	7	1
Value	'0'	'0'	x	x	x	'1'
Description	start bit	transmission bit	command index	card status	CRC7	end bit

**Table 4-35: Response R1**

### 4.9.2 R1b

R1b is identical to R1 with an optional busy signal transmitted on the data line. The card may become busy after receiving these commands based on its state prior to the command reception. The Host shall check for busy at the response. Refer to Section 4.12.3 for a detailed description and timing diagrams.

### 4.9.3 R2 (CID, CSD register)

Code length is 136 bits. The contents of the CID register are sent as a response to the commands CMD2 and CMD10. The contents of the CSD register are sent as a response to CMD9. Only the bits [127...1] of the CID and CSD are transferred, the reserved bit [0] of these registers is replaced by the end bit of the response.

Bit position	135	134	[133:128]	[127:1]	0
Width (bits)	1	1	6	127	1
Value	'0'	'0'	'111111'	x	'1'
Description	start bit	transmission bit	reserved	CID or CSD register incl. internal CRC7	end bit

**Table 4-36: Response R2**

#### 4.9.4 R3 (OCR register)

Code length is 48 bits. The contents of the OCR register are sent as a response to ACMD41.

<b>Bit position</b>	47	46	[45:40]	[39:8]	[7:1]	0
<b>Width (bits)</b>	1	1	6	32	7	1
<b>Value</b>	'0'	'0'	'111111'	x	'1111111'	'1'
<b>Description</b>	start bit	transmission bit	reserved	OCR register	reserved	end bit

**Table 4-37: Response R3**

#### 4.9.5 R6 (Published RCA response)

Code length is 48 bit. The bits 45:40 indicate the index of the Command to be responded to - in that case, it will be '000011' (together with bit 5 in the status bits it means = CMD3). The 16 MSB bits of the argument field are used for the Published RCA number.

<b>Bit position</b>	47	46	[45:40]	[39:8] Argument field		[7:1]	0
<b>Width (bits)</b>	1	1	6	16	16	7	1
<b>Value</b>	'0'	'0'	x	x	x	x	'1'
<b>Description</b>	start bit	transmission bit	command index ('000011')	New published RCA [31:16] of the card	[15:0] card status bits: 23,22,19,12:0 (see Table 4-41)	CRC7	end bit

**Table 4-38: Response R6**

#### 4.9.6 R7 (Card interface condition)

Code length is 48 bits. The card supported voltage information of 3.3V range power pin is sent by the response of CMD8. Bits 19-16 indicate the voltage range that the card supports. The card that accepted the supplied voltage returns R7 response. In the response, the card echoes back both the voltage range and check pattern set in the argument.

Bit position	47	46	[45:40]	[39:20]	[19:16]	[15:8]	[7:1]	0
Width (bits)	1	1	6	20	4	8	7	1
Value	'0'	'0'	'001000'	'00000h'	x	x	x	'1'
Description	Start bit	Transmission bit	Command index	Reserved bits	Voltage accepted	Echo-back of check pattern	CRC 7	End bit

**Table 4-39: Response R7**

Table 4-40 shows the format of 'voltage accepted' in R7.

Voltage accepted	Value Definition
0000b	Not Defined
0001b	2.7-3.6V
0010b	Reserved for Low Voltage Range
0100b	Reserved
1000b	Reserved
Others	Not Defined

**Table 4-40: Voltage Accepted in R7**

## 4.10 Two Status Information of SD Memory Card

The SD Memory Card supports two status fields as follows:

- 'Card Status': Error and state information of a executed command, indicated in the response
- 'SD Status': Extended status field of 512 bits that supports special features of the SD Memory Card and future Application-Specific features.

### 4.10.1 Card Status

The response format R1 contains a 32-bit field named *card status*. This field is intended to transmit the card's status information (which may be stored in a local status register) to the host. If not specified otherwise, the status entries are always related to the previous issued command.

Table 4-41 defines the different entries of the status. Unused reserved bits shall be set to 0. The type and clear condition fields in the table are abbreviated as follows:

- Type:
  - E: Error bit.
  - S: Status bit.
  - R: Detected and set for the actual command response.
  - X: Detected and set during command execution. The host can get the status by issuing a command with R1 response.
- Clear Condition:
  - A: According to the card current state.
  - B: Always related to the previous command. Reception of a valid command will clear it (with a delay of one command).
  - C: Clear by read.

Bits	Identifier	Type	Value	Description	Clear Condition
31	OUT_OF_RANGE	E R X	'0'= no error '1'= error	The command's argument was out of the allowed range for this card.	C
30	ADDRESS_ERROR	E R X	'0'= no error '1'= error	A misaligned address which did not match the block length was used in the command.	C
29	BLOCK_LEN_ERROR	E R X	'0'= no error '1'= error	The transferred block length is not allowed for this card, or the number of transferred bytes does not match the block length.	C
28	ERASE_SEQ_ERROR	E R	'0'= no error '1'= error	An error in the sequence of erase commands occurred.	C
27	ERASE_PARAM	E R X	'0'= no error '1'= error	An invalid selection of write-blocks for erase occurred.	C
26	WP_VIOLATION	E R X	'0'= not protected '1'= protected	Set when the host attempts to write to a protected block or to the temporary or permanent write protected card.	C
25	CARD_IS_LOCKED	S X	'0' = card unlocked '1' = card locked	When set, signals that the card is locked by the host	A
24	LOCK_UNLOCK_FAILED	E R X	'0' = no error '1' = error	Set when a sequence or password error has been detected in lock/unlock card command.	C
23	COM_CRC_ERROR	E R	'0'= no error '1'= error	The CRC check of the previous command failed.	B
22	ILLEGAL_COMMAND	E R	'0'= no error '1'= error	Command not legal for the card state	B
21	CARD_ECC_FAILED	E R X	'0'= success '1'= failure	Card internal ECC was applied but failed to correct the data.	C
20	CC_ERROR	E R X	'0'= no error '1'= error	Internal card controller error	C
19	ERROR	E R X	'0'= no error '1'= error	A general or an unknown error occurred during the operation.	C
18	reserved				
17	reserved for DEFERRED_RESPONSE (Refer to eSD Addendum)				
16	CSD_OVERWRITE	E R X	'0'= no error '1'= error	Can be either one of the following errors: - The read only section of the CSD does not match the card content. - An attempt to reverse the copy (set as original) or permanent WP (unprotected) bits was made.	C
15	WP_ERASE_SKIP	E R X	'0'= not protected '1'= protected	"Set when only partial address space was erased due to existing write protected blocks or the temporary or permanent write protected card was erased.	C

**Physical Layer Specification Version 4.00**

Bits	Identifier	Type	Value	Description	Clear Condition
14	CARD_ECC_DISABLED	S X	'0'= enabled '1'= disabled	The command has been executed without using the internal ECC.	A
13	ERASE_RESET	S R	'0'= cleared '1'= set	An erase sequence was cleared before executing because an out of erase sequence command was received	C
12:9	CURRENT_STATE	S X	0 = idle 1 = ready 2 = ident 3 = stby 4 = tran 5 = data 6 = rcv 7 = prg 8 = dis 9-14 = reserved 15 = reserved for I/O mode	The state of the card when receiving the command. If the command execution causes a state change, it will be visible to the host in the response to the next command. The four bits are interpreted as a binary coded number between 0 and 15.	B
8	READY_FOR_DATA	S X	'0'= not ready '1'= ready	Corresponds to buffer empty signaling on the bus	A
7:6					
5	APP_CMD	S R	'0' = Disabled '1' = Enabled	The card will expect ACMD, or an indication that the command has been interpreted as ACMD	C
4	reserved for SD I/O Card				
3	AKE_SEQ_ERROR (SD Memory Card app. spec.)	E R	'0' = no error '1' = error	Error in the sequence of the authentication process	C
2	reserved for application specific commands				
1, 0	reserved for manufacturer test mode				

**Table 4-41: Card Status**

**Physical Layer Specification Version 4.00**

For each command responded by R1 response, following table defines the affected bits in the status field. An 'x' means the error/status bit may be set in the response to the respective command.

CMD Number	Response Format Card Status Bit Number																			
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12:9
3 <sup>1</sup>									x	x			x							x
6 <sup>2</sup>	x						x		x	x	x	x	x							x
7					x	x	x	x	x	x	x	x	x			x	x	x	x	x
11							x		x	x			x							x
12	x	x				x	x		x	x	x	x	x					x		x
13	x	x			x	x	x	x	x	x	x	x	x			x	x	x		x
16			x		x	x	x	x	x	x	x	x	x			x	x	x	x	x
17	x	x			x	x	x	x	x	x	x	x	x			x	x	x	x	x
18	x	x			x	x	x	x	x	x	x	x	x			x	x	x	x	x
19	x	x			x	x	x	x	x	x	x	x	x			x	x	x	x	x
20	x	x	x		x	x	x	x	x	x	x	x	x			x	x	x	x	x
23	x	x	x		x	x	x	x	x	x	x	x	x			x	x	x	x	x
24	x	x	x		x	x	x	x	x	x	x	x	x			x	x	x	x	x
25	x	x	x		x	x	x	x	x	x	x	x	x			x	x	x	x	x
26					x	x	x	x	x	x	x	x	x			x	x	x	x	x
27					x	x	x	x	x	x	x	x	x			x	x	x	x	x
28	x				x	x	x	x	x	x	x	x	x			x	x	x	x	x
29	x				x	x	x	x	x	x	x	x	x			x	x	x	x	x
30	x				x	x	x	x	x	x	x	x	x			x	x	x	x	x
32	x			x	x	x	x	x	x	x	x	x	x			x	x	x	x	x
33	x			x	x	x	x	x	x	x	x	x	x			x	x	x	x	x
38				x	x	x	x	x	x	x	x	x	x			x	x	x	x	x
42					x	x	x	x	x	x	x	x	x			x	x	x	x	x
48 (TBD)							x	x	x	x										
49 (TBD)							x	x	x	x										
55					x	x	x	x	x	x	x	x	x			x	x	x	x	x
56					x	x	x	x	x	x	x	x	x			x	x	x	x	x
ACMD6	x				x	x	x	x	x	x	x	x	x			x	x	x	x	x
ACMD13					x	x	x	x	x	x	x	x	x			x	x	x	x	x
ACMD22					x	x	x	x	x	x	x	x	x			x	x	x	x	x
ACMD23					x	x	x	x	x	x	x	x	x			x	x	x	x	x
ACMD42					x	x	x	x	x	x	x	x	x			x	x	x	x	x
ACMD51					x	x	x	x	x	x	x	x	x			x	x	x	x	x

(1) The response to CMD3 is R6 that includes only bits 23, 22, 19 and 12:9 out of the Card Status

(2) This command was defined in version 1.10

**Table 4-42: Card Status Field/Command - Cross Reference**

#### 4.10.2 SD Status

The SD Status contains status bits that are related to the SD Memory Card proprietary features and may be used for future application-specific usage. The size of the SD Status is one data block of 512 bit. The content of this register is transmitted to the Host over the DAT bus along with a 16-bit CRC. The SD Status is sent to the host over the DAT bus as a response to ACMD13 (CMD55 followed with CMD13). ACMD13 can be sent to a card only in '*tran\_state*' (card is selected). The SD Status structure is described in below. Unused reserved bits shall be set to 0.

The same abbreviation for 'type' and 'clear condition' were used as for the Card Status above.

Bits	Identifier	Type	Value	Description	Clear
511:510	DAT_BUS_WIDTH	S R	'00'= 1 (default) '01'= reserved '10'= 4 bit width '11'= reserved	Shows the currently defined data bus width that was defined by SET_BUS_WIDTH command	A
509	SECURED_MODE	S R	'0'= Not in the mode '1'= In Secured Mode	Card is in Secured Mode of operation (refer to the "Part 3 Security Specification").	A
508:502	Reserved for Security Functions (Refer to Part 3 Security Specification)				
501:496	reserved				
495:480	SD_CARD_TYPE	SR	'00xxh'= SD Memory Cards as defined in Physical Spec Ver1.01-3.00 ('x'=don't care). The following cards are currently defined: '0000h'= Regular SD RD/WR Card. '0001h'= SD ROM Card '0002h'=OTP	In the future, the 8 LSBs will be used to define different variations of an SD Memory Card (Each bit will define different SD Types). The 8 MSBs will be used to define SD Cards that do not comply with the Physical Layer Specification.	A
479:448	SIZE_OF_PROTECTED_AREA	SR	Size of protected area	(See below)	A
447:440	SPEED_CLASS	SR	Speed Class of the card	(See below)	A
439:432	PERFORMANCE_MOVE	SR	Performance of move indicated by 1 [MB/s] step.	(See below)	A
431:428	AU_SIZE	SR	Size of AU	(See below)	A
427:424	reserved				
423:408	ERASE_SIZE	SR	Number of AUs to be erased at a time	(See below)	A
407:402	ERASE_TIMEOUT	SR	Timeout value for erasing areas specified by UNIT_OF_ERASE_AU	(See below)	A
401:400	ERASE_OFFSET	SR	Fixed offset value added to erase time.	(See below)	A
399:396	UHS_SPEED_GRADE	SR	Speed Grade for UHS mode	(See below)	A
395:392	UHS_AU_SIZE	SR	Size of AU for UHS mode	(See below)	A
391:312	reserved				
311:0	reserved for manufacturer				

**Table 4-43: SD Status**



- **SIZE\_OF\_PROTECTED\_AREA**

Setting this field differs between SDSC and SDHC/SDXC.

In case of SDSC Card, the capacity of protected area is calculated as follows:

Protected Area = SIZE\_OF\_PROTECTED\_AREA \* MULT \* BLOCK\_LEN.

SIZE\_OF\_PROTECTED\_AREA is specified by the unit in MULT\*BLOCK\_LEN.

In case of SDHC and SDXC Cards, the capacity of protected area is calculated as follows:

Protected Area = SIZE\_OF\_PROTECTED\_AREA

SIZE\_OF\_PROTECTED\_AREA is specified by the unit in byte.

- **SPEED\_CLASS**

This 8-bit field indicates the Speed Class. Classes lower than indicated by this field are also effective.

For example, Class 10 is indicated, host should consider Class 2 to 6 is also effective.

SPEED_CLASS	Value Definition
00h	Class 0
01h	Class 2
02h	Class 4
03h	Class 6
04h	Class 10
05h – FFh	Reserved

**Table 4-44: Speed Class Code Field**

Application Note:

If a Class value indicated in SD Status (including reserved value) is larger than that of host supported, the host should read as any Class can be used with the card.

- **PERFORMANCE\_MOVE**

This 8-bit field indicates Pm and the value can be set by 1 [MB/sec] step. If the card does not move used RUs, Pm should be considered as infinity. Setting to FFh means infinity. The minimum value of Pm is defined by in Table 4-45. Pm is defined for Class 2 to 6 in Default Speed Mode. When host uses Class 10, Pm indicated in SD Status shall be ignored and treated as 0.

PERFORMANCE_MOVE	Value Definition
00h	Sequential Write
01h	1 [MB/sec]
02h	2 [MB/sec]
.....	.....
FEh	254 [MB/sec]
FFh	Infinity

**Table 4-45: Performance Move Field**

- **AU\_SIZE**

This 4-bit field indicates AU Size and the value can be selected from 16 KB.

AU_SIZE	Value Definition
0h	Not Defined
1h	16 KB
2h	32 KB
3h	64 KB
4h	128 KB
5h	256 KB
6h	512 KB
7h	1 MB
8h	2 MB
9h	4 MB
Ah	8 MB
Bh	12 MB
Ch	16 MB
Dh	24 MB
Eh	32 MB
Fh	64 MB

**Table 4-46: AU\_SIZE Field**

The maximum AU size, depends on the card capacity, is defined in Table 4-47. The card can set any AU size specified in Table 4-46 that is less than or equal to the maximum AU size. The card should set smaller AU size as much as possible.

Card Capacity	up to 64MB	up to 256MB	up to 512MB	up to 32GB	up to 2TB
Maximum AU Size	512 KB	1 MB	2 MB	4 MB <sup>1</sup>	64MB

**Table 4-47: Maximum AU size**

**Application Notes:**

The host should determine host buffer size based on total busy time of 4MB and the card supported class. The host can treat multiple AUs combined as one unit.

- **ERASE\_SIZE**

This 16-bit field indicates  $N_{ERASE}$ . When  $N_{ERASE}$  numbers of AUs are erased, the timeout value is specified by ERASE\_TIMEOUT (Refer to ERASE\_TIMEOUT). The host should determine proper number of AUs to be erased in one operation so that the host can indicate progress of erase operation. If this field is set to 0, the erase timeout calculation is not supported.

ERASE_SIZE	Value Definition
0000h	Erase Time-out Calculation is not supported.
0001h	1 AU
0002	2 AU
0003	3 AU
.....	.....
FFFFh	65535 AU

**Table 4-48: Erase Size Field**

- **ERASE\_TIMEOUT**

This 6-bit field indicates the  $T_{\text{ERASE}}$  and the value indicates erase timeout from offset when multiple AUs are erased as specified by ERASE\_SIZE. The range of ERASE\_TIMEOUT can be defined as up to 63 seconds and the card manufacturer can choose any combination of ERASE\_SIZE and ERASE\_TIMEOUT depending on the implementation. Once ERASE\_TIMEOUT is determined, it determines the ERASE\_SIZE. The host can determine timeout for any number of AU erase by the Equation (6). Refer to 4.14 for the concept of calculating erase timeout. If ERASE\_SIZE field is set to 0, this field shall be set to 0.

ERASE_TIMEOUT	Value Definition
00	Erase Time-out Calculation is not supported.
01	1 [sec]
02	2 [sec]
03	3 [sec]
.....	.....
63	63 [sec]

**Table 4-49: Erase Timeout Field**

- **ERASE\_OFFSET**

This 2-bit field indicates the  $T_{\text{OFFSET}}$  and one of four values can be selected. The erase offset adjusts the line by moving in parallel on the upper side. Refer to Figure 4-56 and Equation (6) in 4.14. This field is meaningless if ERASE\_SIZE and ERASE\_TIMEOUT fields are set to 0.

ERASE_OFFSET	Value Definition
0h	0 [sec]
1h	1 [sec]
2h	2 [sec]
3h	3 [sec]

**Table 4-50: Erase Offset Field**

- **UHS\_SPEED\_GRADE**

This 4-bit field indicates the UHS mode Speed Grade. Reserved values are for future speed grades larger than the highest defined value. Host shall treat reserved values (undefined) as highest grade defined.

UHS_SPEED_GRADE	Value Definition
0h	Less than 10MB/sec
1h	10MB/sec and above
2h – Fh	Reserved

**Table 4-51: UHS\_SPEED\_GRADE Field**

- **UHS\_AU\_SIZE**

This 4-bit field indicates AU Size for UHS-I card and the value can be selected from 1 MB.

UHS_AU_SIZE	Value Definition
0h	Not Defined
1h -6h	Not Used
7h	1 MB
8h	2 MB
9h	4 MB
Ah	8 MB
Bh	12 MB
Ch	16 MB
Dh	24 MB
Eh	32 MB
Fh	64 MB


**Table 4-52: UHS\_AU\_SIZE Field**

## 4.11 Memory Array Partitioning

The basic unit of data transfer to/from the SD Memory Card is one byte. All data transfer operations that require a block size always define block lengths as integer multiples of bytes. Some special functions need other partition granularity.

For block-oriented commands, the following definition is used:

- **Block:** is the unit that is related to the block oriented read and write commands. Its size is the number of bytes that will be transferred when one block command is sent by the host. The size of a block is either programmable or fixed. The information about allowed block sizes and the programmability is stored in the CSD.
- For devices that have erasable memory cells, special erase commands are defined. The granularity of the erasable units is in general not the same as for the block oriented commands:
- **Sector:** is the unit that is related to the erase commands. Its size is the number of blocks that will be erased in one portion. The size of a sector is fixed for each device. The information about the sector size (in blocks) is stored in the CSD. Note that if the card specifies AU size, sector size should be ignored.
- **AU (Allocation Unit):** is a physical boundary of the card and consists of one or more blocks and its size depends on each card. The maximum AU size is defined for memory capacity. Furthermore AU is the minimal unit in which the card guarantees its performance for devices which complies with Speed Class Specification. The information about the size and the Speed Class are stored in the SD Status. AU is also used to calculate the erase timeout.
- **WP-Group:** is the minimal unit that may have individual write protection for devices which support write-protected group. Its size is the number of groups that will be write-protected by one bit. The size of a WP-group is fixed for each device. The information about the size is stored in the CSD. SDHC and SDXC Cards do not support the write protect group command.



**Figure 4-22: Write Protection Hierarchy**

Each WP-group may have an additional write protection bit. The write protection bits are programmable via special commands (see Chapter 4.7.4).

Both functions are optional and only useful for writable/erasable devices. The write protection may also be useful for multi type cards (e.g. a ROM - Flash combination). The information about the availability is stored in the CSD.

## 4.12 Timings

All timing diagrams use the following schematics and abbreviations:

S	Start bit actively driven to '0'
T	Transmitter bit (Host = '1', Card = '0')
P	One-cycle actively driven to '1'
E	End bit actively driven to '1'
Z	High impedance state (Weak pull-up to '1')
D	Data bits
X	Don't Care data bits (from card)
*	Repetition
CRC	Cyclic redundancy check bits (7 bits)
	Card active
	Host active

**Table 4-53: Timing Diagram Symbols**

In general P-bits are less sensitive to noise because they are actively driven to logic '1' by the card or the host output driver exclusively. Z-bits by contrast, are only weakly pulled-up to logic '1', thus it is possible to replace the sequences as follows:

- "EP\*" with "EZ"
- "EZ\*P\*" with "EZ\*Z"

A Z-bit after S-bit or D='0' is not allowed.


All timing values are defined in Table 4-54.

### 4.12.1 Command and Response

Both host commands and card responses are clocked per the timing specified in Section 6.8 (and Section 6.9 for high speed card)

#### • Card Identification and Card Operation Conditions Timing


The timing for CMD2 and ACMD41 is given bellow. The command is followed by a period of two Z bits (allowing time for direction switching on the bus) and then by P bits pushed up by the responding card. The card response to the host command starts after  $N_{ID}$  clock cycles.



**Figure 4-23: Identification Timing (Card Identification Mode)**

#### • Assign a Card Relative Address


The SEND\_RELATIVE\_ADDR (CMD 3) for SD Memory Card timing is given bellow. The minimum delay between the host command and card response is  $N_{CR}$  clock cycles.



**Figure 4-24: SEND\_RELATIVE\_ADDR Timing**

- **Data transfer Mode**


After the card publishes its own RCA, it will switch to data transfer mode. The command is followed by a period of two Z bits (allowing time for direction switching on the bus) and then by P bits pushed up by the responding card. This timing diagram is relevant for all responded host commands except ACMD41 and CMD2:



**Figure 4-25: Command Response Timing (Data Transfer Mode)**

- **Last Card Response - Next Host Command Timing**


After receiving the last card response, the host can start the next command transmission after at least N<sub>RC</sub> clock cycles. This timing is relevant for any host command.



**Figure 4-26: Timing of Response End to Next CMD Start (Data Transfer Mode)**

- **Last Host Command - Next Host Command Timing**

After the last command has been sent, the host can continue sending the next command after at least N<sub>CC</sub> clock periods.



**Figure 4-27: Timing of Command Sequences (All Modes)**



#### 4.12.2 Data Read

\* Note: DAT line represents data bus (either 1 or 4 bits).

##### • Single Block Read

The host selects one card for data read operation by CMD7, and sets the valid block length for block oriented data transfer by CMD16. The basic bus timing for a read operation is given in Figure 4-28. The sequence starts with a single block read command (CMD17) that specifies the start address in the argument field. The response is sent on the CMD line as usual.




Figure 4-28: Timing of Single Block Read Command

Data transmission from the card starts after the access time delay N<sub>AC</sub> beginning from the end bit of the read command. After the last data bit, the CRC check bits are suffixed to allow the host to check for transmission errors.

##### • Multiple Block Read

In multiple block read mode, the card sends a continuous flow of data blocks following the initial host read command. The data flow is terminated by a stop transmission command (CMD12). Figure 4-29 describes the timing of the data blocks and Figure 4-30 the response to a stop command. The data transmission stops two clock cycles after the end bit of the stop command.




Figure 4-29: Timing of Multiple Block Read Command




Figure 4-30 : Timing of Stop Command (CMD12, Data Transfer Mode)

### 4.12.3 Data Write


- **Single Block Write**

The host selects one card for data write operation by CMD7.

The host sets the valid block length for block-oriented data transfer by CMD16.

The basic bus timing for a write operation is given in Figure 4-31. The sequence starts with a single block write command (CMD24) that determines (in the argument field) the start address. It is responded by the card on the CMD line as usual. The data transfer from the host starts  $N_{WR}$  clock cycles after the card response was received.

The data is suffixed with CRC check bits to allow the card to check it for transmission errors. The card sends back the CRC check result as a CRC status token on the DAT0 line. In the case of a transmission error the card sends a negative CRC status ('101'). In the case of a non-erroneous transmission, the card sends a positive CRC status ('010') and starts the data programming procedure. When a flash programming error occurs, the card will ignore all further data blocks. In this case, no CRC response will be sent to the host and, therefore, there will not be CRC start bit on the bus and the three CRC status bits will read ('111'). Error occurrence after CRC Status is indicated in the response of the next command.



**Figure 4-31: Timing of Single Block Write Command**

Note that the CRC response output is always two clocks after the end of data

If the card does not have a free data receive buffer, the card indicates this condition by pulling down the data line to LOW. The card stops pulling down the DAT0 line as soon as at least one receive buffer for the defined data transfer block length becomes free. This signaling does not give any information about the data write status that should be polled by the host.

## • Multiple Block Write

In multiple block write mode, the card expects continuous flow of data blocks following the initial host write command.

As in the case of single block write, the data is suffixed with CRC check bits to allow the card to check it for transmission errors. The card sends back the CRC check result as a CRC status token on the DAT0 line. In the case of a transmission error, the card sends a negative CRC status ('101'). In the case of a non-erroneous transmission, the card sends a positive CRC status ('010') and starts the data programming procedure. When a flash programming error occurs, the card will ignore all further data blocks. In this case, no CRC response will be sent to the host and, therefore, there will not be CRC start bit on the bus and the three CRC status bits will read ('111');

The data flow is terminated by a stop transmission command (CMD12). Figure 4-32 describes the timing of the data blocks with and without card busy signal.




Figure 4-32: Timing of Multiple Block Write Command

The stop transmission command works similar as in the read mode. Figure 4-33 to Figure 4-36 describe the timing of the stop command in different card states.





Figure 4-33: Stop Transmission Received during Data Transfer from the Host


The card will treat a data block as successfully received and ready for programming only if the CRC data of the block was validated and the CRC status token sent back to the host. Figure 4-34 is an example of an interrupted (by a host stop command) attempt to transmit the CRC status block. The sequence is identical to all other stop transmission examples. The end bit of the host command is followed, on the data line, with one more data bit and start of busy signaling. In that case, there are no Z clocks, for switching the bus direction, because the bus direction is already towards the host. The received data block in this case is considered incomplete and will not be programmed.




(1) The card CRC status response was interrupted by the host.

Figure 4-34: Stop Transmission Received during CRC Status

All previous examples dealt with the scenario of the host stopping the data transmission during an active data transfer. The following two diagrams describe a scenario of receiving the stop transmission between data blocks. In the first example, the card is busy programming the last block while in the second the card is idle. However, there are still unprogrammed data blocks in the input buffers. These blocks are being programmed as soon as the stop transmission command is received and the card activates the busy signal.



**Figure 4-35: Stop Transmission Received during Busy of the Last Data Block**



**Figure 4-36: Stop Transmission Received while DAT is Tri-state**

- R1b Timing**

The card may signal "busy" (by pulling the DAT line low) during an R1b command operation. The bus transaction timing is the same as Figure 4-36 (Not specified by N<sub>SB</sub>).

In non UHS-I mode, R1b busy is started 2 clocks after from the end bit of the command. In UHS-I mode, R1b busy is started 2 to 4 clocks after from the end bit of the command.

- Reselecting a Busy Card**

When a busy card that is currently in the disconnect state is reselected it will reinstate its busy signaling on the data line. The bus timing of reselecting a card is the same as Figure 4-36 (Not specified by N<sub>SB</sub>).

In non UHS-I mode, the selected card starts indicating busy 2 clocks after from the end bit of CMD7. In UHS-I mode, the selected card starts indicating busy 2 to 4 clocks after from the end bit of CMD7.

#### 4.12.4 Timing Values

Table 4-54 defines all timing values.

Parameter	Min.	Max.	Unit	Remark
<b>N<sub>CR</sub></b>	2	64	clock cycles	Period between an end bit of command and a start bit of response except CMD2 and ACMD41.
<b>N<sub>ID</sub></b>	5	5	clock cycles	Period between an end bit of command and a start bit of response for CMD2 and ACMD41.
<b>N<sub>AC</sub><sup>1</sup></b>	2	-	clock cycles	Period between an end bit of command and a start bit of read data, and period between data blocks.
<b>N<sub>RC</sub></b>	8	-	clock cycles	Period between an end bit of response and a start bit of next command.
<b>N<sub>CC</sub></b>	8	-	clock cycles	Period between an end bit of command (CMD0, CMD4, CMD7 de-select) and a start bit of next command.
<b>N<sub>WR</sub></b>	2	-	clock cycles	Period between an end bit of response and a start bit of write data or period between an end bit of CRC status and a start bit of next write data.
<b>N<sub>SD</sub></b>	2	2	clock cycles	Period of stop driving DAT line from the end bit of CMD12 in a multiple block read operation. (Figure 4-30)
<b>N<sub>SB</sub></b>	1	1	clock cycles	Period between an end bit of CMD12 and a start bit of busy during a multiple write block operation.  N <sub>SB</sub> takes three kinds of values depending on DAT line conditions. If the card is driving DAT, N <sub>SB</sub> can be 1 (Figure 4-34). If the card is receiving DAT, N <sub>SB</sub> = 4; 2-clock for the host stops driving DAT, ZZ for turn around cycle (Figure 4-33). In the other cases, N <sub>SB</sub> =2 (Figure 4-36).
	2	2		
	4	4		

- 1) The maximum read access time for a Standard Capacity SD Memory Card shall be calculated by host as follows:  

$$N_{ac(max)} = 100 ((TAAC * f_{pp}) + (100 * NSAC)) ;$$
 f<sub>pp</sub> is the interface clock rate and TAAC & NSAC are given in the CSD (Chapter 5.3).  
 Details of read, write, and erase timeouts are described in 4.6.2  
 In the case of SDHC and SDXC, a fixed value (100 ms) shall be used for the maximum read access time.

**Table 4-54: Timing Values (Except SDR50 and SDR104)**

## 4.12.5 Timing Changes in SDR50 and SDR104 Modes

### 4.12.5.1 CRC Status Start Timing

Modifications in this section are described from Section 4.12.5 in the Physical Layer Specification Version 3.00.




Figure 4-37 : Timing of Single Block Write Command

A new timing parameter, N<sub>CRC</sub>, is defined for UHS-I. Only UHS-I card supports N<sub>CRC</sub>. This parameter specifies the time, in clock cycles, from the end bit of the write data till the start bit of the CRC status. N<sub>CRC</sub> shall be less than or equal to 8 clock cycles.

P can be interpreted as either Z or H.

### 4.12.5.2 Read Block Gap

During a read operation, host needs to stop a read data output from the card by stopping SDCLK due to host buffer full. Considering use of sampling clock tuning method, host needs to stop SDCLK at the block gap rather than stopping SDCLK during data transfer.

DAT[3:0] should be considered as asynchronous to SDCLK due to t<sub>OP</sub> variation. Therefore, it takes few clocks to stop SDCLK by detecting end bit of data block because synchronization is required. The minimum block gap clocks (N<sub>AC</sub>) is defined as 8 so that host can stop SDCLK before the card starts to output the next data block.

Figure 4-38 shows an example timing to stop SDCLK at the block gap. It shows the case that t<sub>OP</sub> is more than 1UI. Clock position 0 is a trigger point, which outputs the end bit of data block. The card starts to count up internal counter by SDCLK from clock position 0. The number indicated above SDCLK is this counter value. The card shall wait until at least clock 9 to output the next data block. Then host needs to stop SDCLK before clock 9. N<sub>AC</sub>(min.)=8 provides enough timing to stop SDCLK.




Figure 4-38 : Clock Stop Timing at Block Gap in Read Operation

#### Application Note:

It is recommended to stop SDCLK at the read block gap to suspend a read operation in SDR104. In case stopping the clock during read data block transfer, host should recognize the number of transferred data correctly presuming that sampling timing drifts during the clock stop.

#### 4.12.5.3 CMD12 Timing Modification in Write Operation

As output delay from card to host may vary more than 1 clock, the relation between CMD and Data needs changing. It applies to the relation between CMD12 and CRC Status in write operation. Figure 4-39 shows border timing that previous write block is written successfully. Host needs to output end bit of CMD12 after host receive the end bit of CRC Status. If CMD12 is issued earlier than Figure 4-39, whether the data block written or not is uncertain.

Adjusting end bit of CMD12 to CRC status requires specific hardware. Host can take another method to stop multiple-block write operation like as CMD12 is issued after receiving the CRC status of the last data block.




Figure 4-39 : Border Timing of CMD12 in Write Operation

#### 4.12.5.4 CMD12 Timing Modification in Read Operation

Figure 4-40 shows border timing in read operation. The minimum block gap length  $N_{AC}$  is 8 clocks. The end bit of CMD12 at clock 1 (2 clocks before the end bit of data block) is left side border that enables the card to output the last read data block successfully. If CMD12 is issued earlier than this timing, read data block may be destroyed (for example, end bit of data block is not indicated).

The end bit of CMD12 at clock 8 is right side border that does not output next data block that means the end of CMD12 is at least 3 clocks before start bit of the next block. If CMD12 is issued after this timing, a part of next data may output.

Adjusting end bit of CMD12 to read data block requires specific hardware. Host can take another method to stop multiple-block read operation like as CMD12 is issued after receiving the last data block. By this method, next data block may start to output and aborted by CMD12. The last block read indicates out of range error.




Figure 4-40 : Border Timing of CMD12 in Read Operation

#### 4.12.5.5 Timing Values

Parameter	Min.	Max.	Unit	Remark
<b>N<sub>CR</sub></b>	2	64	clock cycles	Period between an end bit of command and a start bit of response except CMD2 and ACMD41.
<b>N<sub>ID</sub></b>	5	5	clock cycles	Period between an end bit of command and a start bit of response for CMD2 and ACMD41.
<b>N<sub>AC</sub></b>	8	-	clock cycles	Period between an end bit of command and a start bit of read data, and period between data blocks.
<b>N<sub>RC</sub></b>	8	-	clock cycles	Period between an end bit of response and a start bit of next command.
<b>N<sub>CC</sub></b>	8	-	clock cycles	Period between an end bit of command (CMD0, CMD4, CMD7 de-select) and a start bit of next command.
<b>N<sub>WR</sub></b>	2	-	clock cycles	Period between an end bit of response and a start bit of write data or period between an end bit of CRC status and a start bit of next write data.
<b>N<sub>CRC</sub></b>	2	8	clock cycles	Period between an end bit of write data and a start bit of CRC status.
<b>N<sub>SD</sub></b>	2	4	clock cycles	Period of stop driving DAT line from the end bit of CMD12 in a multiple block read operation. (Figure 4-30)
<b>N<sub>SB</sub></b>	1	3	clock cycles	Period between an end bit of CMD12 and a start bit of busy during a multiple write block operation.  N <sub>SB</sub> takes three kinds of values depending on DAT line conditions. If the card is driving DAT, N <sub>SB</sub> can be 1 or 2 (Figure 4-34). If the card is receiving DAT, N <sub>SB</sub> = 4 or 5; 2-clock for the host stops driving DAT, ZZ or ZZZ for turn around cycle (Figure 4-33). In the other cases, N <sub>SB</sub> =2 or 3 (Figure 4-36).
	2	4		
	4	6		

**Table 4-55 : Timing Values for SDR50, DDR50 and SDR104 Modes**

The difference between Table 4-49 and Table 4-50 regarding N<sub>SD</sub> and N<sub>SB</sub> is due to the phase variation between SDCLK and DAT that is defined as t<sub>OP</sub> (0 - 2 UI) in SDR104. N<sub>CRC</sub> is defined as total latency and includes Top delay. N<sub>SD</sub> and N<sub>SB</sub> also include Top delay.



#### 4.12.6 Timing Changes in DDR50 Mode

In DDR50 mode, data is sampled on both edges of the CLK signal.

##### 4.12.6.1 Definition of Odd / Even

- Odd byte – A byte that was sampled on DATA [N] lines on the rising edge of the CLK.
  - Even byte – A byte that was sampled on DATA [N] lines on the falling edge of the CLK.
- Note: Odd and even refer to byte numbering order from 1 up to 512 within a block.  
Bytes 1, 3, 5, 7, ....., 511 are odd bytes. Bytes 2,4,6,8, ....512 are even bytes.

##### 4.12.6.2 Protocol Principles

- Data lines are sampled on both CLK signal edges
- CMD line remains sampled on CLK rising edge only
- Start and Stop bits remain full cycle
- CRC status and Busy signaling remains sampled on CLK rising edge only
- Data payload size is always a multiple of 2 bytes
- Two CRC16 are computed per data line (one for odd bits and the second for even bits)
- Read and Write data block length size is always 512 bytes (same as SDHC)






Figure 4-41 : Data Packet Format in DDR50 mode – Usual Data

**Physical Layer Specification Version 4.00****Figure 4-42 : Data Packet Format in DDR50 mode – Wide Width Data****4.12.6.3 CRC Status Token Conventions of DDR50**


The CRC status token shall remain identical for all data modes (using full clock cycles even when operating in DDR50 mode).

In DDR50 mode, the card may shift the same CRC token on each edges of the clock and host shall only sample the CRC status token on the rising edge of the clock and ignore the sampled value on the falling edge of the clock.

Positive CRC status token ('010'):



Negative CRC status token ('101'):

**Figure 4-43 : CRC Status Token in DDR50 Mode****4.12.6.4 CRC16 of DDR50**

In DDR50 mode two CRC16 values shall be computed per active data-line.

- First CRC16 shall be computed for odd numbered data bits (always for data sampled on CLK rising edge) and transmitted on CLK rising edge.
- Second CRC16 shall be computed for even numbered data bits (always for data sampled on CLK falling edge) and transmitted on CLK falling edge.
- The two CRC16 are transmitted interleaved



## 4.13 Speed Class Specification

The Speed Class Specification classifies card performance by Speed Class number and offers a method to calculate performance. The specification enables the host to support AV applications to perform real time recording to an SD memory card. The following sections describe the Speed Class specification for the card. Refer to the Application Notes for an example of host implementation.

Figure 4-46 shows an overview of the Speed Class Specification. Class 2, 4 and 6 are defined and achieve in Default Speed Mode while Class 10 requires High Speed Mode.




Figure 4-46: Overview of Speed Class Specification

Section 4.13.1 describes Speed Class Specification for SDSC and SDHC.

Section 4.13.2 describes Speed Class Specification for SDXC.

### 4.13.1 Speed Class Specification for SDSC and SDHC

#### 4.13.1.1 Allocation Unit (AU)

The User Area is divided into units called "**Allocation Unit (AU)**" (Refer to Figure 4-47). AU is physical boundary in User Area of a card and is not defined by the file system boundary. Each card has its own fixed **AU Size ( $S_{AU}$ )** and the maximum AU Size is defined depending on the card's capacity. The host should manage data areas with the unit of AU. If the first AUs in the card contain file system information then they should not be used for real time recording. An AV application should start recording from the first complete AU, to which only user data can be recorded. Note that this specification does not apply to the Protected Area.




Figure 4-47: Definition of Allocation Unit (AU)

#### 4.13.1.2 Recording Unit (RU)


Each AU is divided into units called "**Recording Unit (RU)**" (Refer to Figure 4-47). The unit of **RU Size ( $S_{RU}$ )** is 16KByte. The RU Size is a multiple of 16KByte and shall not span across an AU boundary.

Larger RU size may improve performance. The condition and requirement of the minimum RU Size is

defined by Section 4.13.1.8.1. **The number of RUs in an AU ( $N_{RU}$ )** is calculated from  $S_{AU}/S_{RU}$ .

#### 4.13.1.3 Write Performance

Figure 4-48 shows the typical data management of the card when the host writes RUs of an AU. When the host writes to a fragmented AU, the card prepares a new AU by copying the used RUs and writing the new RUs. The location A is at the start of the AU boundary and location B is at the end of the AU boundary. From A to B, the host shall write data to free RUs contiguously and skip used RUs (shall not skip any free RU). The card may indicate busy to the host, so the host can wait, during the time the card controller is writing and moving data. The total write time from A to B can be calculated by summing up the write time of free RUs and the moving time of the used RUs. The number of used RUs ( $N_u$ ) is available by counting it over one AU and number of free RUs is expressed by  $(N_{RU} - N_u)$ .



**Figure 4-48 : Example of Writing Fragmented AU**

The average Performance of a Fragmented AU can be calculated by dividing the number of free RUs by the total execution time. It is expressed by using Performance Write ( $P_w$ ) and Performance Move ( $P_m$ ).

$$\begin{aligned} \text{Performance of Fragmented AU: } P(N_u) &= \frac{S_{RU}(N_{RU} - N_u)}{\frac{S_{RU}(N_{RU} - N_u)}{P_w} + \frac{S_{RU}N_u}{P_m}} \\ &= \frac{(N_{RU} - N_u)P_mP_w}{(N_{RU} - N_u)P_m + N_uP_w} \dots\dots\dots(1) \end{aligned}$$

The Performance Write ( $P_w$ ) is defined as a minimum average write performance over an AU. It is calculated by taking the average of all sequential RU write operations to one complete AU, which is not fragmented.

The Performance Move ( $P_m$ ) is defined as a minimum average move performance. It is calculated by taking the average over sequential RU move operations to one complete AU. A move is an internal operation of the card, so SD clock frequency does not affect the time of the move operation. In case the card does not have to move RU,  $P_m$  should be considered as infinity ( $1/P_m = 0$ ). Refer to Table 4-57 for the values defined for each Speed Class.

Note that a Speed Class that supports Class10 shall not use the  $P_m$  value stored in the SD Status to calculate performance in any fragmented AU. Class 10 performance is defined only for entirely free AUs.

**Application Notes:**  
 Performance may increase when larger data is written by one multiple write command. Therefore, the host may use larger RU sizes and transfer multiple RUs with one multiple-write command.

#### 4.13.1.4 Read Performance

Two kinds of read performances are defined. It is possible to insert either type of read operation during write operations. All read operations, regardless of read address shall meet this performance specification.

##### (1) Read Performance of Stream Data

This is simply called **Read Performance (Pr)**. **Pr** is defined as minimum average random RU read performance. The average is measured over 256 random single RU read operations. Each RU is read by a multiple-read command. **Pr** shall be greater than or equal to **Pw**.

##### (2) FAT and Directory Entry Read Time

**T<sub>FR</sub>(4KB)** is defined as the maximum time to read a 4KB FAT and Directory Entry. The **FAT and Directory Entry Read Time (S<sub>FR</sub> [KB])** is defined using the CEIL function:


$$\text{FAT Read Time of } S_{FR} \text{ [KB]: } T_{FR}(S_{FR}) = \left\lceil \frac{S_{FR}}{4KB} \right\rceil \cdot T_{FR}(4KB) \dots\dots\dots(2)$$

(: CEIL function - Convert decimal fraction x to the smallest integer greater than or equal to x.)

Refer to Table 4-57 for the values defined for each Speed Class.

#### 4.13.1.5 Performance Curve Definition

Figure 4-49 shows the write performance bar chart of P(Nu) of equation (1). An AU consists of 16 RUs in this example. Joining the points of each bar shows the performance curve, which can be determined from the two parameters, **Pw** and **Pm**.



**Figure 4-49: Card Performances between 16 RUs**

The ratio of used RU (**r**) is defined as:

$$r = \frac{Nu}{N_{RU}}, \quad Nu = rN_{RU}$$

The range of  $r$  is 0 to 1.  $(1 - r)$  means ratio of free RU,  $r=0$  means all RUs are free.  $r=1$  means all RUs are used and performance indicates zero at this point. By using  $r$ , Equation (1) is transformed into Equation (3).

$$\text{Performance Curve: } P(r) = \frac{(1-r)P_w P_m}{rP_w + (1-r)P_m} \quad (0 \leq r \leq 1) \quad \dots\dots\dots(3)$$


$P(\text{Nu})$  in Equation (1) is a discrete function but  $P(r)$  is treated as a continuous function.

#### 4.13.1.6 Speed Class Definition

Figure 4-50 shows three performance curves.  $P_w$  indicates the performance of  $r=0$  and  $P_m$  determines the shape of the curve. All performance curves converge at the point  $(1, 0)$ . Therefore, there is little difference in performance where  $r$  is near to 1. These three curves divide the performance into four speed classes: Class 0, Class 2, Class 4 and Class 6. The **Class 0** card provides no guarantee to be compliant to the Speed Class Specification. It does not report performance parameters even if the cards can achieve performance of higher speed classes. Class 0 also covers all legacy SD products prior to the introduction of this specification. The Classes are defined so that an AV application, such as MPEG2 recording, can support an SD card device. The performance of a Speed **Class 2** card shall be higher than performance curve 2. It is defined for standard TV image quality; approximately 2MB/sec performance will be required. The performance of a Speed **Class 4** card shall be higher than performance curve 4. Speed Class 4 is defined for HD video quality; approximately 4MB/sec performance will be required. Higher classes can be added in the future, if required. It is important that the host shall always accept cards which meet minimum speed class performance.

Note that performance of Class 10 does not conform to the performance curve. Class 10 is supported only in the case  $r=0$ .

Speed Class shall be defined as SD Bus interface level performance, though the performance curve is derived from only back-end performance analysis in Section 4.13.1.3. SD clock frequency and RU size are defined as measurement conditions for Speed Classes. Refer to Section 4.13.1.8.






**Figure 4-50: Three Performance Curves**

**Application Note:**

For the convenience of legacy card users, the host should try to use the card that has lower performance than expected and attempt to record if necessary. When a mode provides operation only for specific Speed Class cards, one of the other modes should provide operation for lower Speed Class cards including Class 0.

**4.13.1.7 Consideration for Inserting FAT Update during Recording**

Figure 4-51 shows the typical sequence of the FAT update cycle for real time recording. FAT updates can be inserted between any RU accesses. The FAT update cycle consists of 3 write operations. The FAT1 and FAT2 means two FAT-table writes using one multiple write command for each FAT-table. The FAT table write can start any 512-byte boundary address and any size up to 16 KBytes. Only modified parts of FAT should be written. The DIR stands for directory entry write. A directory entry should be created before recording starts and only the modified parts should be written in the directory entry (512 Bytes). The **FAT Write Time ( $T_{FW}$ )** is defined as the total time of 3 write operations of FAT update cycle. The host shall take the sequence to be able to calculate degradation of performance by inserting a FAT update cycle. The card requires higher Card Performance ( $P_c$ ) than Application Performance ( $P_a$ ) to insert FAT update cycle. It is noted that any order of 3 write operations is allowed for FAT update. Figure 4-51 shows an example order.



**Figure 4-51: Typical Sequence of FAT Update**

**4.13.1.7.1 Measurement Condition to determine Average  $T_{FW}$**

The equation (4) defines **Average FAT Write Time ( $T_{FW(ave.)}$ )**, which is the maximum sliding average of 8 times FAT write cycles.

$$\text{Average FAT Write Time: } T_{FW(ave.)} = \frac{\max(\sum_{i=1}^8 T_{FW}(i))}{8} \dots\dots\dots(4)$$

**4.13.1.7.2 Maximum FAT Write Time**

During a FAT update, the host cannot write data to the card. Therefore, the host should prepare enough buffers to save the data temporarily. The **Maximum FAT Write Time ( $T_{FW(max.)}$ )** is one of the factors to determine host buffer size. During 8 times FAT write cycle, occurrence of  $T_{FW(max.)}$  should not appear more than once. On the method of Host Buffer Size estimation, refer to the Implementation Guideline of the Speed Class Specification.

$$\text{Maximum FAT Write Time: } T_{FW(max.)} \leq 750ms \dots\dots\dots(5)$$



#### 4.13.1.8 Measurement Conditions and Requirements of the Speed Class

##### 4.13.1.8.1 Measurement Conditions

Table 4-56 shows measurement conditions for each Speed Class. The Speed Class 10 card shall support high speed mode. The higher Speed Class may require higher frequency or larger RU size. These values provide margin for host applications running at maximum speed.

Card Capacity		SDSC					SDHC
		~64MB	~256MB	~512MB	~1GB	~2GB	~32GB
AU Size (max.)		512KB	1MB	2MB	4MB		
RU Size	Class2, 4	16KB				32KB	
	Class6	64KB					
	Class 10	Not Supported					512KB

Notes: Class 2 to 6 are measured at 20MHz in Default Speed Mode

Class 10 is measured at 40MHz in High Speed Mode

**Table 4-56: Measurement Condition of Speed Class (SDSC and SDHC)**

##### Application Note:

The minimum performance is measured at 100% usage rate of the SD Bus (No idle time is assumed in accesses). Therefore, writing to the card at intervals decreases performance.

##### 4.13.1.8.2 Requirements of the Performance Parameters for Each Speed Class

Table 4-57 identifies the requirement of the parameters for each class under measurement conditions. All conditions of any Class should apply simultaneously. Any cards having a specific Speed Class shall also satisfy the requirements and conditions of lower Classes. For example, Class 6 card shall satisfy Class 4 performance under Class 4 condition. Class 10 card shall satisfy Class 6 performance under the Class 6 conditions and Class 4 performance under the Class 4 conditions (Class 4 always covers Class 2 because of using the same conditions).

Regarding Class 10 Card, as Class 10 mode does not support Pm, the minimum requirement of Pm is more than or equal to 2MB/sec under the Class 4 conditions and 3MB/sec under the Class 6 conditions even if PERFORMANCE\_MOVE in SD Status is set to 0.

	Pw min. [MB/sec]	Pm min. [MB/sec]	Pr min. [MB/sec]	T <sub>FW</sub> (ave.) [ms]	T <sub>FW</sub> (max.) [ms]	T <sub>FR</sub> (4KB) max. [ms]
Class 2	2	1	2	100	750	12
Class 4	4	2	4	100	750	12
Class 6	6	3	6	100	750	12
Class 10	10	0	10	100	750	12

**Table 4-57: Performance Requirements for Each Class (SDSC and SDHC)**

Notes: T<sub>FR</sub>(4KB) value is changed in Version 3.00

Pm may be used for Class 2 to 6. If Pm=0, host should consider that Pm is half of Pw for Class 2 to 6. If host uses Class 10 mode, Pm indicated in SD Status shall be ignored and treated as 0.

##### 4.13.1.8.3 Requirements of SD File System

This specification can be applied only to the SD file system formatted card defined by the File System Specification Version 3.00. This includes complying with the format parameter calculation specified in the Appendix C of the File System Specification Ver3.00.

Furthermore, the Number of Hidden Sectors shall be adopted as minimum number that meets Boundary Unit Recommendation for Data Area. And in case of exFAT file system, Allocation Bitmap shall be stored in the first Boundary Unit of Cluster Heap.

### 4.13.2 Speed Class Specification for SDXC

Speed Class is defined for SDXC. Though the basic concept is similar to Speed Class for SDSC and SDHC, there are several differences. Key features of SDXC Speed Class are listed below.

- (1) The table of valid AU sizes is updated with five values larger than 4MB. When an AU size larger than 4MB is used, performance is measured in each of the 4MB sub-unit.
- (2) RU sizes are larger and common for each card capacity range.
- (3) Speed Class performance is defined only in the case of sequential writes to an entirely free AU. No move operation is supported.
- (4) The FAT Update sequence is based on the exFAT file system for SDXC.
- (5) Sequence of updating CI (Continuous Information, defined in Part2 File System Specification Version 3.00) during stream recording is defined and supported.
- (6) Speed Class Control command (CMD20) is introduced to optimize card operation for Speed Class recording.

#### 4.13.2.1 Speed Class Parameters

##### 4.13.2.1.1 AU

Capacities of up to 2TB and the UHS high speed interface require larger AU sizes.

In the case of SDXC the maximum AU size is increased to 64MB.

To record the stream data, a Speed Class host shall manage the memory area in units of an AU and use only completely free AUs (zero fragmentation) to record the data.

Note that all AU sizes larger than 4MB are integer multiples of 4MB and performance is measured over each 4MB sub-unit of an AU.

##### 4.13.2.1.2 RU

The definition of an RU is the same as in SDSC and SDHC. A Speed Class host shall write data in units of an RU.

The RU sizes are defined in Table 4-58. The same RU size is used for Class 2, 4 and 6. For Class 10, the RU size is larger to achieve higher performance. The same RU size is applied across the entire card capacity range (over 32GB~2TB) and varies only for each performance Class.

#### 4.13.2.2 Write Performance

##### 4.13.2.2.1 Measurement of Pw

Pw is measured in the case when data is written in units of RUs, from top to the bottom of an entirely free AU. There are two cases of how to measure Pw.

1. If the AU size is equal to or smaller than 4MB;  
Pw is defined as the minimum average write performance over an AU. This is the same definition as that for SDSC and SDHC.
2. If the AU size is larger than 4MB (Always a multiple of 4MB);  
Pw is defined as the minimum of the average write performance of every 4MB sub-unit in an AU.

Figure 4-52 shows the measurement of an AU's Pw. In the figure, performance of the measured AU is defined as the minimum of Pw1, Pw2,...PwN. The card's Pw is defined as the minimum performance of all AUs in the memory area.

Regardless of its size, an AU is the size of the memory area to which Speed Class host shall write data sequentially from top to the bottom in units of RU.




Figure 4-52 : Measurement of Pw (AU size is larger than 4MB)

#### 4.13.2.2.2 Performance Move

In contrast with Speed Class for SDSC and SDHC, Pm is not supported in SDXC. This means that Speed Class host shall write data to the entire free AUs so that SDXC card can provide Class performance. Pm shall be set to 0 in SD Status of SDXC card.

##### Application Note:

The amount of unwritten memory and the amount of Speed Class recordable memory may be different. Speed Class hosts can maximize the amount of recordable memory by defragmenting and freeing AUs for use when Speed Class performance is required.

#### 4.13.2.3 Read Performance

The read performance of an SDXC card has the same definition as that for SDSC and SDHC. Pr is defined as the minimum average random RU read performance over 256 RUs. Pr shall be greater than or equal to Pw.

$T_{FR}(4KB)$  is defined as the maximum time to read 4KB data.

#### 4.13.2.4 FAT Update

The SDXC FAT update cycle has almost the same definition as in SDSC and SDHC. The only difference is the data type and its location. In the case of SDXC, the FAT update cycle consists of three write operations, FAT, Bitmap and directory entry. The FAT is written starting at any 512-byte boundary address and with any size up to 16Kbytes. Bitmap is written starting at any 512-byte boundary address and with any size from 512-byte to 16Kbytes.

A directory entry should be created before starting recording and the same block should be written by 512-byte single block write (either CMD24 or CMD25).

Average and Maximum FAT Write Time ( $T_{FW}(\text{ave.})$  and  $T_{FW}(\text{max.})$ ) are the same as defined for SDSC and SDHC. Average FAT Write time is defined as the maximum sliding average of 8 FAT update cycles. Note that a Speed Class host can insert FAT update at any RU boundary. Insertion of FAT update never affects Pw.

#### 4.13.2.5 CI (Continuous Information) Update

CI (Continuous Information) is a new structure used to manage exFAT file fragments. It is newly defined in the Part2 File System Specification Version 3.00. CI may be updated during Speed Class recording. Creating CI is optional for the host. The specific feature of CI update is described below.

- CI can be inserted at any RU boundary. The frequency of CI update depends on the host implementation.

If a host tries to protect recorded data from any error including power failure, it may update CI

frequently.

- A cluster is allocated to store CI and when it is filled, a new cluster is allocated. The first update of CI in a stream recording may be written from any point in an existing cluster. After the existing cluster is filled, a new cluster is allocated and all subsequent updates are written from the beginning to the end before a new cluster is allocated.
- The address to which CI is written may change during a stream recording. The same address may be overwritten several times. When the address is changed, it is always increased sequentially within the cluster. When a CI cluster is filled and a new one is allocated, the CI cluster address is changed randomly. (Any free cluster can be allocated).

The Speed Class specification for SDXC defines the CI Update sequence and operation time. The sequence is similar to the directory entry update. CI is always written by a 512-byte single block write (either CMD24 or CMD25) preceded by CMD20 Update CI command. The CI update operation time is maximum 250ms.

Note that Insertion of CI update never affects Pw.

**Application Note:**

It is recommended that CI be updated after Speed Class recording is finished. In this case, the CI update is performed outside of Speed Class recording and the host does not need to consider it as overhead.

#### 4.13.2.6 Distinction of Data Type

During Speed Class recording, several types of data (Stream data, FAT, Bitmap, directory entry and CI) are written by the host.

To satisfy Class performance, an SDXC card needs to distinguish between each type of data in order to treat them properly.

For example, directory entry and CI can be distinguished by their data size (always written by 512B), so the card can store them in separate areas from the stream data.

Locations of the FAT and bitmap are described in Section 4.13.2.7.3.

Since directory entry and CI are written by 512-byte single block write (either CMD24 or CMD25), in user area, they should be distinguished by CMD20.

#### 4.13.2.7 Measurement Conditions and Requirements of the Speed Class for SDXC

##### 4.13.2.7.1 Measurement Conditions

The measurement conditions of Speed Class for SDXC are defined in Table 4-58. Class 10 card shall meet Class 6 performance under Class 6 condition.

Card Capacity		SDXC
		Over 32GB ~ 2TB
AU Size (max.)		64MB
Unit of Performance Measurement		4MB
RU Size	Class2, 4, 6	256KB
	Class 10	512KB

Notes: Class 2 to 6 are measured at 20MHz in Default Speed Mode

Class 10 is measured at 40MHz in High Speed Mode

**Table 4-58 : Measurement Conditions of Speed Class (SDXC)**

**4.13.2.7.2 Requirements of the Performance Parameters for Each Speed Class**

Table 4-59 identifies the requirement of the parameters for each class under measurement conditions.

	Pw min. [MB/sec]	Pm min. [MB/sec]	Pr min. [MB/sec]	T <sub>FW</sub> (ave.) [ms]	T <sub>FW</sub> (max.) [ms]	T <sub>FR</sub> (4KB) max. [ms]
<b>Class 2</b>	2	0	2	100	750	20
<b>Class 4</b>	4	0	4	100	750	20
<b>Class 6</b>	6	0	6	100	750	20
<b>Class 10</b>	10	0	10	100	750	20

**Table 4-59 : Performance Requirements for Each Class (SDXC)**

**4.13.2.7.3 Requirements of SD File System**

This specification can be applied only to the SD file system formatted card defined by the File System Specification Version 3.00. This includes complying with the format parameter calculation specified in the Appendix C of the File System Specification Version 3.00.


Furthermore, the Number of Hidden Sectors shall be adopted as minimum number that meets Boundary Unit Recommendation for Data Area. And in case of exFAT file system, Allocation Bitmap shall be stored in the first 4MB of Cluster Heap.

**4.13.2.8 Speed Class Control Command (CMD20)**

CMD20 is defined to optimize card operation to support Speed Class recording. Figure 4-53 shows the definition of CMD20 timing and arguments. If any error occurs during the CMD20 busy period, it will be reported in the R1 response of next command. The host can issue CMD13 to check the occurrence of an error.

Speed Class Control (SCC) in the argument controls several functions which assist the card in supporting and meeting Class performance.

The response type of CMD20 is R1b. The maximum busy indication period depends on the function selected by SCC in the argument.



**Figure 4-53 : Timing and Command Argument of CMD20**

Support of CMD20 is mandatory for SDXC card and optional for SDHC card.

SDXC cards can meet Class performance when data is written after receiving CMD20 indicating the Start Recording function. SDHC cards can meet Class performance without CMD20.

#### **4.13.2.8.1 Definition of Each Function**

##### **(1) Start Recording**

This function indicates that Speed Class host starts stream recording. When the card receives CMD20 Start Recording function, the card indicates busy up to 1 second to prepare recording (Garbage collection, clean-up of internal status, etc).

##### **(2) Create DIR**

This function indicates that following write command shall be a directory entry write. When the card receives CMD20 Create DIR function, the card shall recognize and manage the address in the following write command as the directory entry during the stream recording. DIR shall be written by 512-byte single block write (either CMD24 or CMD25). This function is always needed before Start Recording to meet Speed Class performance. If this function is issued during the recording, the card recognizes that the current recording is ended and the following write command is recognized as the directory entry for the next recording. After that, the host shall issue CMD20 Start Recording to start the next Speed Class recording. The busy indication of this function is up to 10ms for this function.

##### **(3) Update CI**

This function indicates that the following write command is a write to a CI cluster. When the card receives CMD20 Update CI function during the recording, the card recognizes that following 512-byte single block write (either CMD24 or CMD25) is an update to a CI cluster. Busy indication of CMD20 Update CI is up to 10ms for this function.

#### **4.13.2.8.2 Requirements for Speed Class Host**

There are requirements for host to support CMD20

- If host records data to SDXC card, it shall support CMD20 to indicate Start Recording.
- The host shall issue CMD20 Create DIR before Start Recording regardless of updating CI during the recording.
- If host updates CI during the recording, it shall issue CMD20 Update CI just before the 512-byte single block write (either CMD24 or CMD25) updating CI.

#### **4.13.2.9 Example of Speed Class Recording Sequence**

Figure 4-54 shows example sequence of Speed Class recording.

Even if the write data size after CMD20 Create DIR is wrong (larger than 512B), the card accepts data writes without error but Speed Class performance is not maintained.


The host starts Speed Class recording by CMD20 indicating the Start Recording function and exits by either CMD20 indicating the Create DIR function or non-Speed Class write command. During the recording period, allowable write operations are limited to those shown below.

1. Stream data is written by one or more RU
2. FAT Update consists of three write commands, FAT( $\leq 16\text{KB}$ )+Bitmap( $\leq 16\text{KB}$ )+DIR(512B)
3. CI Update consists of single block write (512B by either CMD24 or CMD25 always preceded by CMD20 Update CI)

Even if the write data size after CMD20 Update CI is wrong (larger than 512B), the card accepts data writes without error but Speed Class performance is not maintained.

The SDXC Speed Class host shall issue CMD20 Create DIR before CMD20 Start Recording so that the card can distinguish DIR and CI properly. Between Create DIR and Start Recording, data read/write/erase commands and secure commands are allowed. In addition, read commands of registers/status are also allowed.

If any other commands are issued, CMD20 Create DIR shall be issued again before CMD20 Start Recording.



**Figure 4-54 : Example of Speed Class Recording**

#### 4.13.3 Speed Grade Specification for UHS-I

Speed Grade for UHS-I mode is defined as Table 4-60.

Item	Definition
Speed Grades	"less than 10MB/sec" and "10MB/sec and above"
Pw Measurement Conditions for UHS-I	Performance is measured the same as Pw under following conditions. RU=512KB, SDCLK=80MHz, Current=400mA An AU Size is used described in UHS_AU_SIZE (Up to 64MB). The measurement method of UHS-I performance is the same as SDXC. If AU size is larger than 4MB, performance is measured in each 4MB sub-unit.
Pm	Pm shall be treated as 0 regardless of the register value (r=0).
FAT Update / CI Update	Same as existing Speed Class
CMD20	Same as existing Speed Class Mandatory for SDXC host and card Optional for SDHC host and card
SD Status	The new fields are added for UHS-I mode UHS_SPEED_GRADE should be referred instead of SPEED_CLASS UHS_AU_SIZE should be referred instead of AU_SIZE
Write busy	Each write busy shall be less than or equal to 250ms Except DIR write of SDXC card may be up to 500ms)

**Table 4-60 : Speed Grade Specification for UHS-I**

#### 4.13.4 Notes for Preparation Time of UHS-I Card

If CMD20 is not supported or not used, additional busy periods for preparation are indicated during the first AU but may not be indicated in the following AUs. Performance of the first AU without CMD20 is calculated by removing preparation time up to 1 second.

In case of SDXC, CMD20 shall be used and then preparation time up to 1 second is indicated as R1b of CMD20.



## 4.14 Erase Timeout Calculation

This chapter provides the guideline for long erase and a method to calculate erase timeout value.

### 4.14.1 Erase Unit

The Speed Class Specification defines a new management unit of AU (Allocation Unit). Erase timeout calculation is defined as the basis of AU. SD memory card supports block erase but it takes more time to erase blocks, which are part of AU (partial erase AU). In this case, the host should add 250 ms to the result of timeout calculated on AU basis. When the start and end blocks are in the same partially erase AU, 500ms should be added.

### 4.14.2 Case Analysis of Erase Time Characteristics

Figure 4-55 shows an example of erase characteristics, number of AU erased versus erase time. Erase time is derived from erasing specified numbers of AUs by one erase command. Assuming that Erase is performed on AU basis and its erase characteristics can be approximated to a linear line. The line A illustrated in Figure 4-55 is an example characteristic.

The red line indicates the erase timeout value the host should use. The timeout value can be determined by line A. If the erase timeout is less than 1 second the host should use 1 second as timeout. If the timeout is bigger than 1 second the host should use the value determined by Line A.

Register parameters  $N_{ERASE}$ ,  $T_{ERASE}$  and  $T_{OFFSET}$  define the shape of the line.  $T_{ERASE}$  indicates timeout for erasing  $N_{ERASE}$  AUs from  $T_{OFFSET}$ .  $T_{ERASE}$  and  $N_{ERASE}$  determine the slope of the line.  $T_{OFFSET}$  adjusts the line by moving in parallel on the upper side. The card manufacturer shall determine these parameters so that the line is always greater than the erase time of any AUs. Actual erase time shall be always less than erase timeout and the slope of the line shall be less than 3 second per AU.





Figure 4-55: Example Erase Characteristics (Case 1  $T_{OFFSET}=0$ )

The line B illustrated in Figure 4-56 shows another example of erase characteristics. The red line indicates the erase timeout value that the host should use. Since the time-out is bigger than 1 second, the red line and line B are equivalent.

Erase time of an AU shall be less than 3 second.  $T_{\text{OFFSET}}$  is mainly used to adjust erase timeout of an AU.



**Figure 4-56: Example Erase Characteristics (Case 2 TOFFSET=2)**

#### 4.14.3 Method for Erase Large Areas

The calculated erase timeout for multiple AUs might be too large compared with the actual erase time. The calculation of erase timeout is not accurate because calculated timeout includes a margin. A margin per AU accumulates and the result of calculating the timeout for large number of AUs will include large margins. Such calculations would be meaningless because the range of margin might be in order of minutes. Therefore, a small number of AUs should be erased at one time. This enables the host to calculate smaller timeout with fewer errors.

##### Application Note:

When a large area is erased, the host should divide it into small areas at the AU boundary and continuously erase the small areas using a small area erase timeout. It may take a long time to erase a large area, so the host should inform the user about the erase progress, otherwise the user might abort the execution of the erase.

#### 4.14.4 Calculation of Erase Timeout Value Using the Parameter Registers

Erase Timeout of X AU can be calculated by Equation (6).

$$\text{Erase Time-out of X AU} = \frac{T_{\text{ERASE}}}{N_{\text{ERASE}}} \cdot X + T_{\text{OFFSET}} \dots\dots\dots(6)$$

Erase timeout is determined by following steps:


- (1) Calculate Equation (6).
- (2) If the result of (1) is less than 1 second, the timeout is set to 1 second.
- (3) 250 ms should be added to the result of (2) for each partial erase AU. When the start and end blocks are in partially erase AUs, add 500 ms to the result of (2).

## 4.15 Set Block Count Command

CMD12 has been used to stop multiple-block Read / Write operation. However, CMD12 is timing dependent and it is difficult to control timing to issue CMD12 at exact timing. As UHS104 card has large delay variation between clock and data, CMD23 is useful for the host to stop multiple read / write operation instead of CMD12. Host is not necessary to control timing of CMD12. This command is applicable to always 512-byte block length read/write operation and then SDSC card does not support this command. Support of CMD23 is mandatory for UHS104 card.

Support of CMD23 is defined in SCR. The response type of CMD23 is R1 and busy is not indicated. CMD23 is accepted in transfer state and effective to the multiple-block read/write command (CMD18 or CMD25) just behind CMD23. If another command follows CMD23, set block count is canceled (including CMD13). If command CRC error occurs, the card does not return R1 response for CMD23. In this case, Set block count is not valid and retry of CMD23 is required. If multiple CMD23 are issued, the last one is valid.

Figure 4-57 shows the definition of CMD23. If block count in the argument is set to 0, CMD23 has no effect. The block count value set by CMD23 is not checked by the card and then CMD23 does not indicate any error in the response (A previous command error is indicated in the response of CMD23). If illegal block count is set, out of range error will be indicated during read/write operation (For example, data transfer is stopped at user area boundary). Host needs to issue CMD12 if any error is detected in the CMD18 and CMD25 operations. If a CMD25 is aborted and the amount of data transferred is less than the amount of data indicated by the preceding CMD23, then the area specified by CMD23 that is unwritten may contain undefined data. If the amount of data transferred is greater than the amount of data indicated by the preceding CMD23, then the extra data is not written.



**Figure 4-57 : Set Block Count Command**

## 5. Card Registers

Six registers are defined within the card interface: OCR, CID, CSD, RCA, DSR and SCR. These can be accessed only by corresponding commands (see Chapter 4.7). The OCR, CID, CSD and SCR registers carry the card/content specific information, while the RCA and DSR registers are configuration registers storing actual configuration parameters.

In order to enable future extension, the card shall return 0 in the reserved bits of the registers.

### 5.1 OCR register

The 32-bit operation conditions register stores the  $V_{DD}$  voltage profile of the non UHS-II card and  $V_{DD1}$  voltage profile of the UHS-II card. Additionally, this register includes status information bits. One status bit is set if the card power up procedure has been finished. This register includes another status bit indicating the card capacity status after set power up status bit. The OCR register shall be implemented by the cards.

The 32-bit operation conditions register stores the  $V_{DD}$  voltage profile of the card. Bit 7 of OCR is newly defined for Dual Voltage Card and set to 0 in default. If a Dual Voltage Card does not receive CMD8, OCR bit 7 in the response indicates 0, and the Dual Voltage Card which received CMD8, sets this bit to 1.

Additionally, this register includes 2 more status information bits.

Bit 31 - Card power up status bit, this status bit is set if the card power up procedure has been finished.

Bit 30 - Card Capacity Status bit, 0 indicates that the card is SDSC. 1 indicates that the card is SDHC or SDXC. The Card Capacity Status bit is valid after the card power up procedure is completed and the card power up status bit is set to 1. The Host shall read this status bit to identify SDSC Card or SDHC/SDXC Card.

OCR bit position	OCR Fields Definition
0-3	reserved
4	reserved
5	reserved
6	reserved
7	Reserved for Low Voltage Range
8	reserved
9	reserved
10	reserved
11	reserved
12	reserved
13	reserved
14	reserved
15	2.7-2.8
16	2.8-2.9
17	2.9-3.0
18	3.0-3.1
19	3.1-3.2
20	3.2-3.3
21	3.3-3.4
22	3.4-3.5
23	3.5-3.6
24 <sup>3</sup>	Switching to 1.8V Accepted (S18A)
25-28	reserved
29	UHS-II Card Status
30	Card Capacity Status (CCS) <sup>1</sup>
31	Card power up status bit (busy) <sup>2</sup>

VDD Voltage  
Window

- 1) This bit is valid only when the card power up status bit is set.
- 2) This bit is set to LOW if the card has not finished the power up routine.
- 3) Only UHS-I card supports this bit.

**Table 5-1: OCR Register Definition**

The supported voltage range is coded as shown in Table 5-1. A voltage range is not supported if the corresponding bit value is set to LOW. As long as the card is busy, the corresponding bit (31) is set to LOW.

VDD Voltage Window of OCR indicates  $V_{DD1}$  voltage range in case of UHS-II Card.

UHS-II Card Status bit is added in Bit 29 to indicate whether the card supports UHS-II Interface. Non UHS-II Card sets Bit 29 to 0 and UHS-II Card sets Bit 29 to 1. This bit is not affected by whether VDD2 is supplied or not.

## 5.2 CID register

The Card IDentification (CID) register is 128 bits wide. It contains the card identification information used during the card identification phase. Every individual Read/Write (RW) card shall have a unique identification number. The structure of the CID register is defined in the following paragraphs:

Name	Field	Width	CID-slice
Manufacturer ID	MID	8	[127:120]
OEM/Application ID	OID	16	[119:104]
Product name	PNM	40	[103:64]
Product revision	PRV	8	[63:56]
Product serial number	PSN	32	[55:24]
reserved	--	4	[23:20]
Manufacturing date	MDT	12	[19:8]
CRC7 checksum	CRC	7	[7:1]
not used, always 1	-	1	[0:0]

**Table 5-2: The CID Fields**

- **MID**

An 8-bit binary number that identifies the card manufacturer. The MID number is controlled, defined, and allocated to a SD Memory Card manufacturer by the SD-3C, LLC. This procedure is established to ensure uniqueness of the CID register.

- **OID**

A 2-character ASCII string that identifies the card OEM and/or the card contents (when used as a distribution media either on ROM or FLASH cards). The OID number is controlled, defined, and allocated to a SD Memory Card manufacturer by the SD-3C, LLC. This procedure is established to ensure uniqueness of the CID register.

Note: SD-3C, LLC licenses companies that wish to manufacture and/or sell SD Memory Cards, including but not limited to flash memory, ROM, OTP, RAM, and SDIO Combo Cards.

SD-3C, LLC is a limited liability company established by Panasonic Corporation, SanDisk Corporation and Toshiba Corporation.

- **PNM**

The product name is a string, 5-character ASCII string.

- **PRV**

The product revision is composed of two Binary Coded Decimal (BCD) digits, four bits each, representing an "n.m" revision number. The "n" is the most significant nibble and "m" is the least significant nibble.

As an example, the PRV binary value field for product revision "6.2" will be: 0110 0010b

- **PSN**

The Serial Number is 32 bits of binary number.

- **MDT**

The manufacturing date is composed of two hexadecimal digits, one is 8 bits representing the year(y) and the other is 4 bits representing the month (m).

The "m" field [11:8] is the month code. 1 = January.

The "y" field [19:12] is the year code. 0 = 2000.

As an example, the binary value of the Date field for production date "April 2001" will be:  
00000001 0100.

- **CRC**

CRC7 checksum (7 bits). This is the checksum of the CID contents computed as described in Chapter 4.5.

### 5.3 CSD Register

The Card-Specific Data register provides information regarding access to the card contents. The CSD defines the data format, error correction type, maximum data access time, whether the DSR register can be used, etc. The programmable part of the register (entries marked by W or E, see below) can be changed by CMD27. The types of the entries in the table below are coded as follows: R = readable, W(1) = writable once, W = multiple writable.

#### 5.3.1 CSD\_STRUCTURE

Field structures of the CSD register are different depend on the Physical Layer Specification Version and Card Capacity.

The CSD\_STRUCTURE field in the CSD register indicates its structure version.

Table 5-3 shows the version number of the related CSD structure.

CSD_STRUCTURE	CSD structure version	Card Capacity
0	CSD Version 1.0	Standard Capacity
1	CSD Version 2.0	High Capacity and Extended Capacity
2-3	reserved	

**Table 5-3: CSD Register Structure**

### 5.3.2 CSD Register (CSD Version 1.0)

Name	Field	Width	Value	Cell Type	CSD-slice
CSD structure	CSD_STRUCTURE	2	00b	R	[127:126]
reserved	-	6	00 0000b	R	[125:120]
data read access-time-1	TAAC	8	xxh	R	[119:112]
data read access-time-2 in CLK cycles (NSAC*100)	NSAC	8	xxh	R	[111:104]
max. data transfer rate	TRAN_SPEED	8	32h or 5Ah	R	[103:96]
card command classes	CCC	12	01x110110101b	R	[95:84]
max. read data block length	READ_BL_LEN	4	xh	R	[83:80]
partial blocks for read allowed	READ_BL_PARTIAL	1	1b	R	[79:79]
write block misalignment	WRITE_BLK_MISALIGN	1	xb	R	[78:78]
read block misalignment	READ_BLK_MISALIGN	1	xb	R	[77:77]
DSR implemented	DSR_IMP	1	xb	R	[76:76]
reserved	-	2	00b	R	[75:74]
device size	C_SIZE	12	xxxh	R	[73:62]
max. read current @VDD min	VDD_R_CURR_MIN	3	xxxb	R	[61:59]
max. read current @VDD max	VDD_R_CURR_MAX	3	xxxb	R	[58:56]
max. write current @VDD min	VDD_W_CURR_MIN	3	xxxb	R	[55:53]
max. write current @VDD max	VDD_W_CURR_MAX	3	xxxb	R	[52:50]
device size multiplier	C_SIZE_MULT	3	xxxb	R	[49:47]
erase single block enable	ERASE_BLK_EN	1	xb	R	[46:46]
erase sector size	SECTOR_SIZE	7	xxxxxxxb	R	[45:39]
write protect group size	WP_GRP_SIZE	7	xxxxxxxb	R	[38:32]
write protect group enable	WP_GRP_ENABLE	1	xb	R	[31:31]
reserved (Do not use)		2	00b	R	[30:29]
write speed factor	R2W_FACTOR	3	xxxb	R	[28:26]
max. write data block length	WRITE_BL_LEN	4	xxxxb	R	[25:22]
partial blocks for write allowed	WRITE_BL_PARTIAL	1	xb	R	[21:21]
reserved	-	5	00000b	R	[20:16]
File format group	FILE_FORMAT_GRP	1	xb	R/W(1)	[15:15]
copy flag	COPY	1	xb	R/W(1)	[14:14]
permanent write protection	PERM_WRITE_PROTECT	1	xb	R/W(1)	[13:13]
temporary write protection	TMP_WRITE_PROTECT	1	xb	R/W	[12:12]
File format	FILE_FORMAT	2	xxb	R/W(1)	[11:10]
reserved		2	00b	R/W	[9:8]
CRC	CRC	7	xxxxxxxb	R/W	[7:1]
not used, always '1'	-	1	1b	-	[0:0]

Table 5-4: The CSD Register Fields (CSD Version 1.0)



The following sections describe the CSD fields and the relevant data types. If not explicitly defined otherwise, all bit strings are interpreted as binary coded numbers starting with the left bit first.

- **TAAC**

Defines the asynchronous part of the data access time.

TAAC bit position	code
2:0	time unit 0=1ns, 1=10ns, 2=100ns, 3=1μs, 4=10μs, 5=100μs, 6=1ms, 7=10ms
6:3	time value 0=reserved, 1=1.0, 2=1.2, 3=1.3, 4=1.5, 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5, B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
7	reserved

**Table 5-5: TAAC Access Time Definition**

- **NSAC**

Defines the worst case for the clock-dependant factor of the data access time. The unit for NSAC is 100 clock cycles. Therefore, the maximal value for the clock-dependent part of the data access time is 25.5 k clock cycles.

The total access time  $N_{AC}$  as expressed in the Table 4-54 is the sum of TAAC and NSAC. It should be computed by the host for the actual clock rate. The read access time should be interpreted as a typical delay for the first data bit of a data block or stream.

- **TRAN\_SPEED**

The following table defines the maximum data transfer rate per one data line - TRAN\_SPEED:

TRAN_SPEED bit	code
2:0	transfer rate unit 0=100kbit/s, 1=1Mbit/s, 2=10Mbit/s, 3=100Mbit/s, 4... 7=reserved
6:3	time value 0=reserved, 1=1.0, 2=1.2, 3=1.3, 4=1.5, 5=2.0, 6=2.5, 7=3.0, 8=3.5, 9=4.0, A=4.5, B=5.0, C=5.5, D=6.0, E=7.0, F=8.0
7	reserved

**Table 5-6: Maximum Data Transfer Rate Definition**

Note that for current SD Memory Cards, this field shall be always 0\_0110\_010b (032h) which is equal to 25 MHz - the mandatory maximum operating frequency of SD Memory Card.

In High-Speed mode, this field shall be always 0\_1011\_010b (05Ah) which is equal to 50 MHz, and when the timing mode returns to the default by CMD6 or CMD0 command, its value will be 032h.

- **CCC**

The SD Memory Card command set is divided into subsets (command classes). The card command class register CCC defines which command classes are supported by this card. A value of 1 in a CCC bit means that the corresponding command class is supported. For command class definitions, refer to Table 4-21.

CCC bit	Supported card command class
0	class 0
1	class 1
.....	
11	class 11

**Table 5-7: Supported Card Command Classes**

- **READ\_BL\_LEN**

The maximum read data block length is computed as  $2^{\text{READ\_BL\_LEN}}$ . The maximum block length might therefore be in the range 512...2048 bytes (see Chapter 0 for details). Note that in an SD Memory Card the WRITE\_BL\_LEN is always equal to READ\_BL\_LEN

READ_BL_LEN	Block length
0-8	reserved
9	$2^9 = 512$ Bytes
10	$2^{10} = 1024$ Bytes
11	$2^{11} = 2048$ Bytes
12-15	reserved

**Table 5-8: Data Block Length**

- **READ\_BL\_PARTIAL (always = 1 in SD Memory Card)**

Partial Block Read is always allowed in an SD Memory Card. It means that smaller blocks can be used as well. The minimum block size will be one byte.

- **WRITE\_BLK\_MISALIGN**

Defines if the data block to be written by one command can be spread over more than one physical block of the memory device. The size of the memory block is defined in WRITE\_BL\_LEN.

WRITE\_BLK\_MISALIGN=0 signals that crossing physical block boundaries is invalid.

WRITE\_BLK\_MISALIGN=1 signals that crossing physical block boundaries is allowed.

- **READ\_BLK\_MISALIGN**

Defines if the data block to be read by one command can be spread over more than one physical block of the memory device. The size of the memory block is defined in READ\_BL\_LEN.

READ\_BLK\_MISALIGN=0 signals that crossing physical block boundaries is invalid.

READ\_BLK\_MISALIGN=1 signals that crossing physical block boundaries is allowed.

- **DSR\_IMP**

Defines if the configurable driver stage is integrated on the card. If set, a driver stage register (DSR) shall be implemented (also see Chapter 5.5).

DSR_IMP	DSR type
0	no DSR implemented
1	DSR implemented

**Table 5-9: DSR Implementation Code Table**

- **C\_SIZE**

This parameter is used to compute the user's data card capacity (not include the security protected area). The memory capacity of the card is computed from the entries C\_SIZE, C\_SIZE\_MULT and READ\_BL\_LEN as follows:

$$\text{memory capacity} = \text{BLOCKNR} * \text{BLOCK\_LEN}$$

Where

$$\text{BLOCKNR} = (\text{C\_SIZE} + 1) * \text{MULT}$$

$$\text{MULT} = 2^{\text{C\_SIZE\_MULT} + 2} \quad (\text{C\_SIZE\_MULT} < 8)$$

$$\text{BLOCK\_LEN} = 2^{\text{READ\_BL\_LEN}}, \quad (\text{READ\_BL\_LEN} < 12)$$

To indicate 2 GByte card, BLOCK\_LEN shall be 1024 bytes.

Therefore, the maximal capacity that can be coded is  $4096 * 512 * 1024 = 2$  G bytes.

Example: A 32 Mbyte card with BLOCK\_LEN = 512 can be coded by C\_SIZE\_MULT = 3 and C\_SIZE = 2000.

The Maximum Data Area size of Standard Capacity SD Card is 4,153,344 sectors (2028MB).

- **VDD\_R\_CURR\_MIN, VDD\_W\_CURR\_MIN**

The maximum values for read and write currents at the minimal power supply  $V_{DD}$  are coded as follows:

VDD_R_CURR_MIN VDD_W_CURR_MIN	Code for Current Consumption @ VDD
2:0	0=0.5mA; 1=1mA; 2=5mA; 3=10mA; 4=25mA; 5=35mA; 6=60mA; 7=100mA

**Table 5-10:  $V_{DD, \min}$  Current Consumption**

- **VDD\_R\_CURR\_MAX, VDD\_W\_CURR\_MAX**

The maximum values for read and write currents at the maximal power supply  $V_{DD}$  are coded as follows:

VDD_R_CURR_MAX VDD_W_CURR_MAX	Code for Current Consumption @ VDD
2:0	0=1mA; 1=5mA; 2=10mA; 3=25mA; 4=35mA; 5=45mA; 6=80mA; 7=200mA

**Table 5-11:  $V_{DD, \max}$  Current Consumption**

- **C\_SIZE\_MULT**

This parameter is used for coding a factor MULT for computing the total device size (see 'C\_SIZE'). The factor MULT is defined as  $2^{C\_SIZE\_MULT+2}$ .


C_SIZE_MULT	MULT
0	$2^2 = 4$
1	$2^3 = 8$
2	$2^4 = 16$
3	$2^5 = 32$
4	$2^6 = 64$
5	$2^7 = 128$
6	$2^8 = 256$
7	$2^9 = 512$

**Table 5-12: Multiply Factor for the Device Size**

- **ERASE\_BLK\_EN**


The ERASE\_BLK\_EN defines the granularity of the unit size of the data to be erased. The erase operation can erase either one or multiple units of 512 bytes or one or multiple units (or sectors) of SECTOR\_SIZE (see definition below).

If ERASE\_BLK\_EN=0, the host can erase one or multiple units of SECTOR\_SIZE. The erase will start from the beginning of the sector that contains the start address to the end of the sector that contains the end address. For example, if SECTOR\_SIZE=31 and the host sets the Erase Start Address to 5 and the Erase End Address to 40, the physical blocks from 0 to 63 will be erased as shown in Figure 5-1.



**Figure 5-1: ERASE\_BLK\_EN = 0 Example**

If ERASE\_BLK\_EN=1 the host can erase one or multiple units of 512 bytes. All blocks that contain data from start address to end address are erased. For example, if the host sets the Erase Start Address to 5 and the Erase End Address to 40, the physical blocks from 5 to 40 will be erased as shown in Figure 5-2.



**Figure 5-2: ERASE\_BLK\_EN = 1 Example**

- **SECTOR\_SIZE**

The size of an erasable sector. The content of this register is a 7-bit binary coded value, defining the number of write blocks (see WRITE\_BL\_LEN). The actual size is computed by increasing this number by one. A value of zero means one write block, 127 means 128 write blocks.

- **WP\_GRP\_SIZE**

The size of a write protected group. The content of this register is a 7-bit binary coded value, defining the number of erase sectors (see SECTOR\_SIZE). The actual size is computed by increasing this number by one. A value of zero means one erase sector, 127 means 128 erase sectors.

- **WP\_GRP\_ENABLE**

A value of 0 means no group write protection possible.

- **R2W\_FACTOR**

Defines the typical block program time as a multiple of the read access time. The following table defines the field format.

R2W_FACTOR	Multiples of read access time
0	1
1	2 (write half as fast as read)
2	4
3	8
4	16
5	32
6,7	reserved

**Table 5-13: R2W\_FACTOR**

- **WRITE\_BL\_LEN**

The maximum write data block length is computed as  $2^{\text{WRITE\_BL\_LEN}}$ . The maximum block length might therefore be in the range from 512 to 2048 bytes. Write Block Length of 512 bytes is always supported. Note that in the SD Memory Card, the WRITE\_BL\_LEN is always equal to READ\_BL\_LEN.

WRITE_BL_LEN	Block Length
0-8	reserved
9	$2^9 = 512$ bytes
10	$2^{10} = 1024$ Bytes
11	$2^{11} = 2048$ Bytes
12-15	reserved

**Table 5-14: Data Block Length**

- **WRITE\_BL\_PARTIAL**

Defines whether partial block sizes can be used in block write commands.

WRITE\_BL\_PARTIAL=0 means that only the WRITE\_BL\_LEN block size and its partial derivatives, in resolution of units of 512 bytes, can be used for block oriented data write.

WRITE\_BL\_PARTIAL=1 means that smaller blocks can be used as well. The minimum block size is one byte.

- **FILE\_FORMAT\_GRP**

Indicates the selected group of file formats. This field is read-only for ROM. The usage of this field is shown in Table 5-15 (Refer to FILE\_FORMAT).

- **COPY**

Defines whether the contents is original (=0) or has been copied (=1). Setting this bit to 1 indicates that the card content is a copy. The COPY bit is a one time programmable bit except ROM card.

- **PERM\_WRITE\_PROTECT**

Permanently protects the entire card content against overwriting or erasing (all write and erase commands for this card are permanently disabled). The default value is 0, i.e. not permanently write protected.

- **TMP\_WRITE\_PROTECT**

Temporarily protects the entire card content from being overwritten or erased (all write and erase commands for this card are temporarily disabled). This bit can be set and reset. The default value is 0, i.e. not write protected.

- **FILE\_FORMAT**

Indicates the file format on the card. This field is read-only for ROM. The following formats are defined:

FILE_FORMAT_GRP	FILE_FORMAT	Type
0	0	Hard disk-like file system with partition table
0	1	DOS FAT (floppy-like) with boot sector only (no partition table)
0	2	Universal File Format
0	3	Others/Unknown
1	0, 1, 2, 3	Reserved

**Table 5-15: File Formats**

A more detailed description is given in the File System Specification.

- **CRC**

The CRC field carries the check sum for the CSD contents. It is computed according to Chapter 4.5. The checksum has to be recalculated by the host for any CSD modification. The default corresponds to the initial CSD contents.

**5.3.3 CSD Register (CSD Version 2.0)**

Table 5-16 shows Definition of the CSD Version 2.0 for the High Capacity SD Memory Card and Extended Capacity SD Memory Card.

The following sections describe the CSD fields and the relevant data types for SDHC and SDXC Cards.

CSD Version 2.0 is applied to SDHC and SDXC Cards. The field name in parenthesis is set to fixed value and indicates that the host is not necessary to refer these fields. The fixed values enables host, which refers to these fields, to keep compatibility to CSD Version 1.0. The Cell Type field is coded as follows: R = readable, W(1) = writable once, W = multiple writable.

Name	Field	Width	Value	Cell Type	CSD-slice
CSD structure	CSD_STRUCTURE	2	01b	R	[127:126]
reserved	-	6	00 0000b	R	[125:120]
data read access-time	(TAAC)	8	0Eh	R	[119:112]
data read access-time in CLK cycles (NSAC*100)	(NSAC)	8	00h	R	[111:104]
max. data transfer rate	(TRAN_SPEED)	8	32h, 5Ah, 0Bh or 2Bh	R	[103:96]
card command classes	CCC	12	01x110110101b	R	[95:84]
max. read data block length	(READ_BL_LEN)	4	9	R	[83:80]
partial blocks for read allowed	(READ_BL_PARTIAL)	1	0	R	[79:79]
write block misalignment	(WRITE_BLK_MISALIGN)	1	0	R	[78:78]
read block misalignment	(READ_BLK_MISALIGN)	1	0	R	[77:77]
DSR implemented	DSR_IMP	1	x	R	[76:76]
reserved	-	6	00 0000b	R	[75:70]
device size	C_SIZE	22	xxxxxxh	R	[69:48]
reserved	-	1	0	R	[47:47]
erase single block enable	(ERASE_BLK_EN)	1	1	R	[46:46]
erase sector size	(SECTOR_SIZE)	7	7Fh	R	[45:39]
write protect group size	(WP_GRP_SIZE)	7	0000000b	R	[38:32]
write protect group enable	(WP_GRP_ENABLE)	1	0	R	[31:31]
reserved	-	2	00b	R	[30:29]
write speed factor	(R2W_FACTOR)	3	010b	R	[28:26]
max. write data block length	(WRITE_BL_LEN)	4	9	R	[25:22]
partial blocks for write allowed	(WRITE_BL_PARTIAL)	1	0	R	[21:21]
reserved	-	5	00000b	R	[20:16]
File format group	(FILE_FORMAT_GRP)	1	0	R	[15:15]
copy flag	COPY	1	x	R/W(1)	[14:14]
permanent write protection	PERM_WRITE_PROTECT	1	x	R/W(1)	[13:13]
temporary write protection	TMP_WRITE_PROTECT	1	x	R/W	[12:12]
File format	(FILE_FORMAT)	2	00b	R	[11:10]
reserved	-	2	00b	R	[9:8]
CRC	CRC	7	xxxxxxb	R/W	[7:1]
not used, always'1'	-	1	1	-	[0:0]

**Table 5-16: The CSD Register Fields (CSD Version 2.0)**

- **TAAC**

This field is fixed to 0Eh, which indicates 1 ms. The host should not use TAAC, NSAC, and R2W\_FACTOR to calculate timeout and should use fixed timeout values for read and write operations (See 4.6.2).

- **NSAC**

This field is fixed to 00h. NSAC should not be used to calculate time-out values.

- **TRAN\_SPEED**

TRAN\_SPEED is variable depends on bus speed mode of SD Interface. Definition of this field is same as in CSD Version1.0 in case of Default and High Speed mode. This field shall be set to 0Bh (100Mbit/sec) in both SDR50 and DDR50 mode, and shall be set to 2Bh (200Mbit/sec) in SDR104 mode. When CMD0 is received, this field is reset to 32h. UHS-II mode is not related to this field.

- **CCC**

Definition of this field is same as in CSD Version1.0.

- **READ\_BL\_LEN**

This field is fixed to 9h, which indicates READ\_BL\_LEN=512 Byte.

- **READ\_BL\_PARTIAL**

This field is fixed to 0, which indicates partial block read is inhibited and only unit of block access is allowed.

- **WRITE\_BLK\_MISALIGN**

This field is fixed to 0, which indicates that write access crossing physical block boundaries is always disabled in SDHC and SDXC Cards.

- **READ\_BLK\_MISALIGN**

This field is fixed to 0, which indicates that read access crossing physical block boundaries is always disabled in SDHC and SDXC Cards.

- **DSR\_IMP**

Definition of this field is same as in CSD Version1.0.

- **C\_SIZE**

This field is expanded to 22 bits and can indicate up to 2 TBytes (It is the same as the maximum memory space specified by a 32-bit block address.)

This parameter is used to calculate the user data area capacity in the SD memory card (not include the protected area). The user data area capacity is calculated from C\_SIZE as follows:

$$\text{memory capacity} = (\text{C\_SIZE} + 1) * 512\text{K byte}$$

The Minimum user area size of SDHC Card is 4,211,712 sectors (2GB + 8.5MB).

The Minimum value of C\_SIZE for SDHC in CSD Version 2.0 is 001010h (4112).

The maximum user area size of SDHC Card is (32GB - 80MB)

The maximum value of C\_SIZE for SDHC in CSD Version 2.0 is 00FF5Fh (65375).



The Minimum user area size of SDXC Card is 67,108,864 sectors (32GB).

The Minimum value of C\_SIZE for SDXC in CSD Version 2.0 is 00FFFFh (65535).

- **ERASE\_BLK\_EN**

This field is fixed to 1, which means the host can erase one or multiple units of 512 bytes.

- **SECTOR\_SIZE**

This field is fixed to 7Fh, which indicates 64 KBytes. This value is not related to erase operation. SDHC and SDXC Cards indicate memory boundary by AU size and this field should not be used.

- **WP\_GRP\_SIZE**

This field is fixed to 00h. SDHC and SDXC Cards do not support write protected groups.

- **WP\_GRP\_ENABLE**

This field is fixed to 0. SDHC and SDXC Cards do not support write protected groups.

- **R2W\_FACTOR**

This field is fixed to 2h, which indicates 4 multiples. Write timeout can be calculated by multiplying the read access time and R2W\_FACTOR. Refer to Section 4.6.2 about write time.

- **WRITE\_BL\_LEN**

This field is fixed to 9h, which indicates WRITE\_BL\_LEN=512 Byte.

- **WRITE\_BL\_PARTIAL**

This field is fixed to 0, which indicates partial block read is inhibited and only unit of block access is allowed.

- **FILE\_FORMAT\_GRP**

This field is set to 0. Host should not use this field.

- **COPY**

Definition of this field is same as in CSD Version1.0.

- **PERM\_WRITE\_PROTECT**

Definition of this field is same as in CSD Version1.0.

- **TMP\_WRITE\_PROTECT**

Definition of this field is same as in CSD Version1.0.

- **FILE\_FORMAT**

This field is set to 0. Host should not use this field.

- **CRC**

Definition of this field is same as in CSD Version1.0.

## 5.4 RCA register

The writable 16-bit relative card address register carries the card address that is published by the card during the card identification. This address is used for the addressed host-card communication after the card identification procedure. The default value of the RCA register is 0x0000. The value 0x0000 is reserved to set all cards into the *Stand-by State* with CMD7.

In UHS-II mode, Node ID is used as RCA. Refer to SD-TRAN Section of UHS-II Addendum for mode details.

**Note:** RCA requirement in UHS-II mode will be clarified by the Supplementary Notes.

## 5.5 DSR register (Optional)

The 16-bit driver stage register is described in detail in Chapter 0. It can be optionally used to improve the bus performance for extended operating conditions (depending on parameters like bus length, transfer rate or number of cards). The CSD register carries the information about the DSR register usage. The default value of the DSR register is 0x404.

## 5.6 SCR register

In addition to the CSD register, there is another configuration register named SD CARD Configuration Register (SCR). SCR provides information on the SD Memory Card's special features that were configured into the given card. The size of SCR register is 64 bits. This register shall be set in the factory by the SD Memory Card manufacturer.

The following table describes the SCR register content.

Description	Field	Width	Cell Type	SCR Slice
SCR Structure	SCR_STRUCTURE	4	R	[63:60]
SD Memory Card - Spec. Version	SD_SPEC	4	R	[59:56]
data_status_after erases	DATA_STAT_AFTER_ERASE	1	R	[55:55]
CPRM Security Support	SD_SECURITY	3	R	[54:52]
DAT Bus widths supported	SD_BUS_WIDTHS	4	R	[51:48]
Spec. Version 3.00 or higher	SD_SPEC3	1	R	[47]
Extended Security Support	EX_SECURITY	4	R	[46:43]
Reserved		9	R	[42:34]
Command Support bits	CMD_SUPPORT	2	R	[33:32]
reserved for manufacturer usage	-	32	R	[31:0]

**Table 5-17: The SCR Fields**

SCR_STRUCTURE	SCR Structure Version	SD Physical Layer Specification Version
0	SCR version 1.0	Version 1.01-4.00
1-15	reserved	

Note: SD\_SPEC is used to indicate SCR Structure Version instead of this field.

**Table 5-18: SCR Register Structure Version**

## • SD\_SPEC

Describes the Physical Layer Specification Version supported by the card.

SD_SPEC	Physical Layer Specification Version Number
0	Version 1.0 and 1.01
1	Version 1.10
2	Version 2.00 or Version 3.0X (Refer to SD_SPEC3)
3	Version 4.00
4-15	reserved

**Table 5-19: Physical Layer Specification Version**

## • SD\_SPEC3

SD_SPEC	SD_SPEC3	Physical Layer Specification Version Number
2	0	Version 2.00
2 - 15	1	Version 3.0X or later

Note: SD\_SPEC3 is 0 for Version 1.XX.

### Application Notes:

Hosts recognize Physical Layer Specification Version shall also recognize including future version. Next version will be defined in SD\_SPEC field.

The card manufacturer determines SD\_SPEC value by conditions indicated below. All conditions shall be satisfied for each version. The other combination of conditions is not allowed.

- Essential conditions to indicate Version 1.01 Card (SD\_SPEC=0 and SD\_SPEC3=0)
  - (1) The card does not support CMD6
  - (2) The card does not support CMD8
  - (3) User area capacity shall be up to 2GB
- Essential conditions to indicate Version 1.10 Card (SD\_SPEC=1 and SD\_SPEC3=0)
  - (1) The card shall support CMD6
  - (2) The card does not support CMD8
  - (3) User area capacity shall be up to 2GB
- Essential conditions to indicate Version 2.00 Card (SD\_SPEC=2 and SD\_SPEC3=0)
  - (1) The card shall support CMD6
  - (2) The card shall support CMD8
  - (3) The card shall support CMD42
  - (4) User area capacity shall be up to 2GB (SDSC) or 32GB (SDHC)
  - (5) Speed Class shall be supported (SDHC)
- Essential conditions to indicate Version 3.00 Card (SD\_SPEC=2 and SD\_SPEC3=1)
  - (1) The card shall support CMD6
  - (2) The card shall support CMD8
  - (3) The card shall support CMD42
  - (4) User area capacity shall be up to 2GB (SDSC) or 32GB (SDHC)  
User area capacity shall be more than or equal to 32GB and up to 2TB (SDXC)
  - (5) Speed Class shall be supported (SDHC or SDXC)

- Optional conditions to indicate Version 3.00 Card
- A card supports any of following functions shall satisfy essential conditions of Version 3.00 Card
  - (1) Speed Class supported under the conditions defined in Ver3.00
  - (2) UHS-I supported card
  - (3) CMD23 supported card
- Essential conditions to indicate Version 4.00 Card (SD\_SPEC=3 and SD\_SPEC3=1)
  - (1) Same as the essential conditions of Version 3.00 Card
  - (2) UHS-II Interface shall be supported (SDHC or SDXC)

**Note: Essential conditions to indicate Version 4.00 Device will be modified by the Supplementary Notes.**

The requirements of supporting commands mentioned above are for the optional commands, the support of which depends on versions (SD\_SPEC and SD\_SPEC3). Refer to Table 4-20 (and Notes below the table) about the mandatory and optional commands in the card.

**Application Notes:**

When checking SD\_SPEC version in SCR, the host shall not forget that higher SD\_SPEC version may be specified in future. It is important to keep compatibility for future version.

• **DATA\_STAT\_AFTER\_ERASE**

Defines the data status after erase, whether it is 0 or 1 (the status is card vendor dependent).

• **SD\_SECURITY**

This field indicates CPRM Security Specification Version for each capacity card. The definition of Protected Area is different in each capacity card.

SD_SECURITY	CPRM Security Version
0	No Security
1	Not Used
2	SDSC Card (Security Version 1.01)
3	SDHC Card (Security Version 2.00)
4	SDXC Card (Security Version 3.xx)
5 - 7	Reserved

**Table 5-20: CPRM Security Version**

The basic rule of setting this field:

SDSC Card sets this field to 2 (Version 1.01)

SDHC Card sets this field to 3 (Version 2.00).

SDXC Card sets this field to 4 (Version 3.xx).

Note that it is mandatory for a regular writable SD Memory Card to support Security Protocol. For ROM (Read Only) and OTP (One Time Programmable) types of the SD Memory Card, the security feature is optional.

- **SD\_BUS\_WIDTHS**

Describes all the DAT bus widths that are supported by this card.

SD_BUS_WIDTHS	Supported Bus Widths
Bit 0	1 bit (DAT0)
Bit 1	reserved
Bit 2	4 bit (DAT0-3)
Bit 3	reserved

**Table 5-21: SD Memory Card Supported Bus Widths**

Since the SD Memory Card shall support at least the two bus modes 1-bit or 4-bit width, then any SD Card shall set at least bits 0 and 2 (SD\_BUS\_WIDTH="0101").

- **EX\_SECURITY**

This field indicates Extended Security which will be defined by a later version of the Part 3 Security Specification Version 3.00.

EX_SECURITY	Extended Security
0000b	Extended Security is not supported.
Others	Extended Security is supported. The value of this field is specified by the Part3 Security Specification.

**Table 5-22 : Extended Security**

- **CMD\_SUPPORT**

Support bit of new commands are defined to Bit 33-32 of SCR.

SCR Bit	Support Command	Command	CCC	Remark
33	Set Block Count	CMD23	2, 4	Mandatory for UHS104 card
32	Speed Class Control	CMD20	2, 4	Mandatory for SDXC card

**Table 5-23 : Command Support Bits**

## 6. SD Memory Card Hardware Interface

The SD Memory Card has six communication lines and three supply lines:

- CMD: Command is a bidirectional signal. The host and card drivers operate in push pull mode.
- DAT0-3: Data lines are bidirectional signals. Host and card drivers operate in push pull mode
- CLK: Clock is a host to card signal. CLK operates in push pull mode
- $V_{DD}$ :  $V_{DD}$  is the power supply line for all cards.
- $V_{SS1}$ ,  $V_{SS2}$  are two ground lines.

In addition to those lines that are connected to the internal card circuitry, there are two contacts of the Write Protect/Card Detect switch that are part of the socket. Those contacts are not mandatory but if they exist, they should be connected as given in the following figure.

When DAT3 is used for card detection,  $R_{DAT}$  for DAT3 should be unconnected and another resistor should be connected to the ground.




Figure 6-1: Bus Circuitry Diagram

$R_{DAT}$  and  $R_{CMD}$  are pull-up resistors protecting the CMD and the DAT lines against bus floating when no card is inserted or when all card drivers are in a high-impedance mode.

The host shall pull-up all DAT0-3 lines by  $R_{DAT}$ , even if the host uses the SD Memory Card as 1 bit-mode-only in SD mode. Also, the host shall pull-up all "RSV" lines in SPI mode, even though they are not used.

$R_{WP}$  is used for the Write Protect/Card Detection switch.

Refer to Chapter 6.6 for components values and conditions.

**Application Notes:**

If host uses decoupling capacitor on power line to reduce influence of voltage drop caused by hot insertion, refer to Appendix E for more detail.

Refer to UHS-II Addendum for additional lines of UHS-II Card.

## **6.1 Hot Insertion and Removal**

To guarantee the proper sequence of card pin connection during hot insertion, the use of either a special hot-insertion capable card connector or an auto-detect loop on the host side (or some similar mechanism) is mandatory (Refer to the Mechanical Addenda).

No card shall be damaged by inserting or removing a card into the SD Memory Card bus even when the power ( $V_{DD}$ ) is up. Data transfer operations are protected by CRC codes, therefore any bit changes induced by card insertion and removal can be detected by the host.

The inserted card shall be properly reset also when CLK carries a clock frequency  $f_{PP}$ . Each card shall have power protection to prevent card (and host) damage. Data transfer failures induced by removal/insertion are detected by the host. They should be corrected by the application, which may repeat the issued command.

## **6.2 Card Detection (Insertion/Removal)**

In order to be able to give feedback indication to the users, the SD Memory Card system shall implement detection of card insertion or removal. One method is that connector generate card detect signal. Another method is by sensing pin 1 of the card, and detecting the pull-up resistance on it. Detailed description of this and several other card detection options is given in "Part H2 Host Implementation Guideline".

### 6.3 Power Protection (Insertion/Removal)

Cards shall be inserted/removed into/from the bus without damage. If one of the supply pins ( $V_{DD}$  or  $V_{SS}$ ) is not connected properly, then the current is drawn through a data line to supply the card. Pad names with parentheses indicate those for UHS-II Card.




Figure 6-2: Improper Power Supply

Every card's output also shall be able to withstand short circuit to either supply.




Figure 6-3: Short Circuit Protection

If hot insertion feature is implemented in the host, then the host has to withstand an instant short circuit between  $V_{DD}$  and  $V_{SS}$  without damage. Moreover, host should be careful that instant short circuit between  $V_{DD2}$  and  $D0+/-$  or  $D1+/-$  would not occur in case of UHS-II Card.



## 6.4 Power Scheme

The power scheme of the SD Memory Card bus is handled locally in each SD Memory Card and in the host.

### 6.4.1 Power Up Sequence for SD Bus Interface

#### 6.4.1.1 Power Up Time of Card

A device shall be ready to accept the first command within 1ms from detecting V<sub>DD</sub> min.  
Device may use up to 74 clocks for preparation before receiving the first command.





Figure 6-4: Power-up Diagram of Card

- 'Power up time' is defined as voltage rising time from 0 volt to V<sub>DD</sub> min (refer to 6.6) and depends on application parameters such as the maximum number of SD Cards, the bus length and the characteristic of the power supply unit.
- 'Supply ramp up time' provides the time that the power is built up to the operating level (Host Supply Voltage) and the time to wait until the SD card can accept the first command,
- The host shall supply power to the card so that the voltage is reached to V<sub>DD</sub>\_min within 250ms and start to supply at least 74 SD clocks to the SD card with keeping CMD line to high. In case of SPI mode, CS shall be held to high during 74 clock cycles.
- After power up (including hot insertion, i.e. inserting a card when the bus is operating) the SD Card enters the *idle state*. In case of SD host, CMD0 is not necessary. In case of SPI host, CMD0 shall be the first command to send the card to SPI mode.
- CMD8 is newly added in the Physical Layer Specification Version 2.00 to support multiple voltage ranges and used to check whether the card supports supplied voltage. The version 2.00 or later host shall issue CMD8 and verify voltage before card initialization. The host that does not support CMD8 shall supply high voltage range.
- ACMD41 is a synchronization command used to negotiate the operation voltage range and to poll the cards until they are out of their power-up sequence. In case the host system connects multiple cards, the host shall check that all cards satisfy the supplied voltage. Otherwise, the host should select one of the cards and initialize.

**6.4.1.2 Power Up Time of Host**

Reset level is not described in Figure 6-4 of the Physical Layer Specification Version 2.00. Change of Figure 6-5 is applied to Figure 6-4 of the Physical Layer Specification.

Host needs to keep power line level less than 0.5V and more than 1ms before power ramp up.



**Figure 6-5 : Power Up Diagram of Host**

**6.4.1.3 Power On or Power Cycle**

Followings are requirements for Power on and Power cycle to assure a reliable SD Card hard reset.

- (1) Voltage level shall be below 0.5V
- (2) Duration shall be at least 1ms.

**6.4.1.4 Power Supply Ramp Up**

The power ramp up time is defined from 0.5V threshold level up to the operating supply voltage which is stable between VDD(min.) and VDD(max.) and host can supply SDCLK.

Followings are recommendation of Power ramp up:

- (1) Voltage of power ramp up should be monotonic as much as possible.
- (2) The minimum ramp up time should be 0.1ms.
- (3) The maximum ramp up time should be 35ms for 2.7-3.6V power supply.
- (4) Host shall wait until VDD is stable.
- (5) After 1ms VDD stable time, host provides at least 74 clocks before issuing the first command.

**6.4.1.5 Power Down and Power Cycle**

- When the host shuts down the power, the card  $V_{DD}$  shall be lowered to less than 0.5Volt for a minimum period of 1ms. During power down, DAT, CMD, and CLK should be disconnected or driven to logical 0 by the host to avoid a situation that the operating current is drawn through the signal lines.
- If the host needs to change the operating voltage, a power cycle is required. Power cycle means the power is turned off and supplied again. Power cycle is also needed for accessing cards that are already in *Inactive State*. To create a power cycle the host shall follow the power down description before power up the card (i.e. the card  $V_{DD}$  shall be once lowered to less than 0.5Volt for a minimum period of 1ms).

## 6.4.2 Power Up Sequence for UHS-II Interface

### 6.4.2.1 Power Up Sequence of UHS-II Card

Figure 6-6 shows power up sequence for UHS-II Card. Either power up order of  $V_{DD1}$  and  $V_{DD2}$  should be expected and card power up is dependent on later one. UHS-II Card shall be ready to start PHY Initialization within 1ms from detecting later of  $V_{DD1}$  min or  $V_{DD2}$  min.




Figure 6-6 : Power Up Sequence of UHS-II Device

### 6.4.2.2 Power Up Sequence of UHS-II Host

Figure 6-7 shows power up sequence for UHS-II Host. Followings are host requirements.

- Power up and ramp up of  $V_{DD1}$  and  $V_{DD2}$  should be monotonic.
- Either power up order is allowed for  $V_{DD1}$  and  $V_{DD2}$ .
- Trise shall be 0.1-35ms.
- Host shall wait until both  $V_{DD1}$  and  $V_{DD2}$  are stable.
- After additional 1ms stable time from both  $V_{DD1}$  and  $V_{DD2}$  are stable, host starts to provide RCLK and then starts PHY Initialization.
- Once  $V_{DD2}$  is supplied, host needs to supply  $V_{DD2}$  until power cycle.
- When power cycle is executed, keep  $V_{DD1}$  less than 0.5V and  $V_{DD2}$  less than 0.2V at least 1ms before starting power up.




Figure 6-7 : Power Up Sequence of UHS-II Host

## 6.5 Programmable Card Output Driver (3.3V Single End) (Optional)

The bus capacitance of each line of the SD bus is the sum of the host capacitance, the bus capacitance itself and the capacitance of each inserted card. The sum of host and bus capacitance is fixed for one application, but may vary between different applications. The card load may vary in one application with each of the inserted cards.

In the following, programmable card output drivers for the push pull mode are described as an optional method for ensuring the defined maximum clock rate independently of the topology and of the number of inserted cards.

Both data and command driver stages in the push-pull mode have programmable peak current driving capabilities and programmable rise and fall times. The driver stage register (DSR) consists of two 8-bit latches. The contents of the latches are calculated from the required transfer speed of the interface and the bus load.

The CMD and DAT bus drivers consist of a pre-driver stage and a complementary driver transistor (Figure 6-8). The pre-driver stage output rise and fall time is set with the DSR1 register and determines the speed of the driver stage. The complementary driver transistor size is set with the DSR2 register and determines the current driving capabilities of the driver stage and also influences the peak current consumption of the bus driver. The proper combination of both allows the optimum bus performance.

Table 6-1 defines the DSR register contents:


DSR1	7	6	5	4	3	2	1	0
$t_{\text{switch-on max}}$	reserved				5ns	20ns	100ns	500ns
$t_{\text{switch-on min}}$					2ns	10ns	50ns	200ns

DSR2	7	6	5	4	3	2	1	0
$i_{\text{peak min}}$	reserved				100mA	20mA	5mA	1mA
$i_{\text{peak max}}$					200mA	50mA	10mA	2mA
$t_{\text{rise typ}}$					5ns	20ns	100ns	500ns

Table 6-1: DSR Register Contents

The time in DSR1 specifies the switch-on time of the output driver transistors. At the external interface, it is measurable as a delay time between the clock and driver stage output signal (e.g. for testing).



**Figure 6-8: SD Memory Card Bus Driver**

All data are valid for the specified operating range (voltage, temperature). Any combination of DSR1 and DSR2 bits may be programmed. DSR1 has to be programmed for the required clock frequency, where

$$f_{\text{clock}} = (2 t_{\text{switch-on max}})^{-1}$$

The DSR2 register shall be programmed with the required driver size. Hints for the proper driver stage selection are part of future application notes (see Appendix).

## 6.6 Bus Operating Conditions for 3.3V Signaling

### 6.6.1 Threshold Level for High Voltage Range

Parameter	Symbol	Min	Max	Unit	Remark
Supply Voltage	$V_{DD}$	2.7	3.6	V	
Output High Voltage	$V_{OH}$	$0.75 \cdot V_{DD}$		V	$I_{OH} = -2\text{mA}$ $V_{DD \min}$
Output Low Voltage	$V_{OL}$		$0.125 \cdot V_{DD}$	V	$I_{OL} = 2\text{mA}$ $V_{DD \min}$
Input High Voltage	$V_{IH}$	$0.625 \cdot V_{DD}$	$V_{DD} + 0.3$	V	
Input Low Voltage	$V_{IL}$	$V_{SS} - 0.3$	$0.25 \cdot V_{DD}$	V	
Power Up Time			250	ms	From 0V to $V_{DD \min}$

Table 6-2: Threshold Level for High Voltage

### 6.6.2 Peak Voltage and Leakage Current

Parameter	Symbol	Min	Max.	Unit	Remark
Peak voltage on all lines		-0.3	$V_{DD} + 0.3$	V	
<b>All Inputs</b>					
Input Leakage Current		-10	10	$\mu\text{A}$	
<b>All Outputs</b>					
Output Leakage Current		-10	10	$\mu\text{A}$	

Table 6-3: Peak Voltage and Leakage Current

### 6.6.3 Current Consumption

The current consumption is measured by averaging over 1 second.

- Before first command: Maximum 15 mA
- During initialization: Maximum 100 mA
- Operation in Default Speed Mode: Maximum 100 mA for SDSC and SDHC  
100mA (XPC=0) or 150mA (XPC=1) for SDXC
- Operation in High Speed Mode: Maximum 200 mA
- Operation in UHS-I Mode: Maximum 400mA (UHS50,DDR50) or 800mA (UHS104)
- Operation with other functions: Maximum 500 mA.  
Some functions can be added by CMD6 and SDIO (ex. McEX, ASSD and Combo Card). Host needs to select functions so that the total current of selected functions shall be up to 500mA. In case of UHS-I card, host should not select UHS-I mode and the other functions at the same time.

#### 6.6.4 Bus signal line load

The total capacitance of the SD Memory Card bus is the sum of the host capacitance  $C_{\text{HOST}}$ , the bus capacitance  $C_{\text{BUS}}$  itself and the capacitance  $C_{\text{CARD}}$  of each card connected to this line:

$$\text{Total bus capacitance} = C_{\text{HOST}} + C_{\text{BUS}} + N \cdot C_{\text{CARD}}$$

Where N is the number of connected cards.

Parameter	Symbol	Min.	Max.	Unit	Remark
Pull-up resistance	$R_{\text{CMD}}$ $R_{\text{DAT}}$	10	100	k $\Omega$	To prevent bus floating
Total bus capacitance for each signal line	$C_L$		40	pF	1 card $C_{\text{HOST}} + C_{\text{BUS}}$ shall not exceed 30 pF
Card capacitance for each signal pin	$C_{\text{CARD}}$		10	pF	
Maximum signal line inductance			16	nH	
Pull-up resistance inside card (pin1)	$R_{\text{DAT3}}$	10	90	k $\Omega$	May be used for card detection
Capacity Connected to Power Line	$C_C$		5	$\mu\text{F}$	To prevent inrush current

**Table 6-4: Bus Operating Conditions - Signal Line's Load**


Note that the total capacitance of CMD and DAT lines will be consist of  $C_{\text{HOST}}$ ,  $C_{\text{BUS}}$  and one  $C_{\text{CARD}}$  only because they are connected separately to the SD Memory Card host.

Host should consider total bus capacitance for each signal as the sum of  $C_{\text{HOST}}$ ,  $C_{\text{BUS}}$ , and  $C_{\text{CARD}}$ , these parameters are defined by per signal. The host can determine  $C_{\text{HOST}}$  and  $C_{\text{BUS}}$  so that total bus capacitance is less than the card estimated capacitance load ( $C_L = 40$  pF). The SD Memory Card guarantees its bus timing when total bus capacitance is less than maximum value of  $C_L$  (40 pF).

To limit inrush current caused by host insertion, card maximum capacitance between  $V_{\text{DD}} - V_{\text{SS}}$  is defined as 5 $\mu\text{F}$  (Refer to Appendix E.1 ).

#### 6.6.5 Bus Signal Levels

As the bus can be supplied with a variable supply voltage, all signal levels are related to the supply voltage.



**Figure 6-9: Bus Signal Levels**

To meet the requirements of the JEDEC specification JESD8-1A and JESD8-7, the card input and output voltages shall be within the specified ranges shown in Table 6-2 for any  $V_{\text{DD}}$  of the allowed voltage range:

### 6.6.6 Bus Timing (Default)




Figure 6-10: Card Input Timing (Default Speed Card)




Figure 6-11: Card Output Timing (Default Speed Mode)



Parameter	Symbol	Min.	Max.	Unit	Remark
<b>Clock CLK</b> (All values are referred to min ( $V_{IH}$ ) and max ( $V_{IL}$ ),					
Clock frequency Data Transfer Mode	$f_{PP}$	0	25	MHz	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
Clock frequency Identification Mode	$f_{OD}$	0 <sup>(1)</sup> /100	400	kHz	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
Clock low time	$t_{WL}$	10		ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
Clock high time	$t_{WH}$	10		ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
Clock rise time	$t_{TLH}$		10	ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
Clock fall time	$t_{THL}$		10	ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Inputs CMD, DAT</b> (referenced to CLK)					
Input set-up time	$t_{ISU}$	5		ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
Input hold time	$t_{IH}$	5		ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Outputs CMD, DAT</b> (referenced to CLK)					
Output Delay time during Data Transfer Mode	$t_{ODLY}$	0	14	ns	$C_L \leq 40 \text{ pF}$ (1 card)
Output Delay time during Identification Mode	$t_{ODLY}$	0	50	ns	$C_L \leq 40 \text{ pF}$ (1 card)

(1) 0 Hz means to stop the clock. The given minimum frequency range is for cases where continuous clock is required (refer to Chapter 4.4- Clock Control).

**Table 6-5: Bus Timing - Parameters Values (Default Speed)**

### 6.6.7 Bus Timing (High-Speed Mode)




Figure 6-12: Card Input Timing (High Speed Card)




Figure 6-13: Card Output Timing (High Speed Mode)

Parameter	Symbol	Min.	Max.	Unit	Remark
<b>Clock CLK</b> (All values are referred to min ( $V_{IH}$ ) and max ( $V_{IL}$ ),					
<b>Clock frequency Data Transfer Mode</b>	$f_{PP}$	0	50	MHz	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Clock low time</b>	$t_{WL}$	7		ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Clock high time</b>	$t_{WH}$	7		ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Clock rise time</b>	$t_{TLH}$		3	ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Clock fall time</b>	$t_{THL}$		3	ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Inputs CMD, DAT</b> (referenced to CLK)					
<b>Input set-up time</b>	$t_{ISU}$	6		ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Input hold time</b>	$t_{IH}$	2		ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Outputs CMD, DAT</b> (referenced to CLK)					
<b>Output Delay time during Data Transfer Mode</b>	$t_{ODLY}$		14	ns	$C_L \leq 40 \text{ pF}$ (1 card)
<b>Output Hold time</b>	$t_{OH}$	2.5		ns	$C_L \geq 15 \text{ pF}$ (1 card)
<b>Total System capacitance for each line<sup>1</sup></b>	$C_L$		40	pF	1 card

1) In order to satisfy severe timing, host shall drive only one card.

**Table 6-6: Bus Timing - Parameters Values (High Speed)**

## 6.7 Driver Strength and Bus Timing for 1.8V Signaling

### 6.7.1 Output Driver Strength

#### 6.7.1.1 4-Level Driver Strength

To keep flexible design of the host system, output driver can see a wide range of host loads. 4-selectable drive strength enables host system to adjust drive strength that is optimized for the specific host load. That gives the SD card the flexibility to be supported by different system loads and system targets, while giving a very good signal integrity performance.

4-selectable drive strength types are defined for UHS-I card 1.8V signaling level. It also serves as a reference for host output driver design. The host should select the most appropriate drive strength of the card to drive its specific PCB as explained in Section 6.7.1.5.

#### 6.7.1.2 I/O Drive Strength Types

The load of the card output driver depends on the host PCB design. The equivalent capacitance load seen from the driver is determined by transmission line impedance, signal propagation delay on transmission line and rise / fall time of the signal. When a rise / fall time is longer than several number of wave reflection time on the transmission line, the load is considered as "lumped", otherwise, "distributed". The total capacitance load of card input, transmission line and host input are estimated for the lumped system. In contrast, the sum of the lumped elements on the path, up to a certain distance from the source is estimated for the distributed system. The rest of the path capacitance is unseen by the driver. Therefore, usually the Host controller input capacitance is not seen by the driver in this case.

For testing purposes, the transmission line load is converted to an equivalent lumped load, which gives same rise / fall time as in the transmission line case. Two estimated capacitance loads are defined for each driver type to define driver characteristics of UHS50 and UHS104 cards.

##### (1) Driver Type B

Type B driver is the default drive strength, targeted for a fixed impedance distributed system with 50 ohm transmission line, at all available frequencies. Therefore, it is defined as 50 ohm nominal driver. This driver can support total  $C_L$  of about 15pF for UHS104 card and about 30pF for UHS50 card. Drive strength B is the reference driver for definitions of all the rest of the drive strengths.

##### (2) Driver Type A

Type A driver is the x1.5 driver, defined as 33 ohm nominal driver, and supporting up to 208MHz operation.

##### (3) Driver Type C

Type C driver is the x0.75 driver, it is the weakest driver that supports 208MHz operation, and is defined as 66 ohm nominal driver.

##### (4) Driver Type D

Type D driver is a x0.5 driver, it is best for a system which the speed is not critical, but the more important is low noise / low EMI. Type D generates the slowest rise / fall time. Using a very slow rise time, the system usually will be considered as a lumped load system. Type D is defined as 100 ohm nominal driver, and the maximum operating frequency is depends on the host design.

Support of selectable driver strength depends on the card type as shown in Table 6-7.

Driver Type	Nominal Impedance	Driving capability	UHS50 Card	UHS104 Card
A	33 $\Omega$	x1.5	Optional	Mandatory
B	50 $\Omega$	x1	Mandatory	Mandatory
C	66 $\Omega$	x0.75	Optional	Mandatory
D	100 $\Omega$	x0.5	Optional	Mandatory

Note: Nominal impedance is defined by I-V characteristics of output driver at 0.9V.

**Table 6-7 : I/O Driver Strength Types**

### 6.7.1.3 I/O Driver Target AC Characteristics

This section describes design target for I/O designer. The characteristics of output driver are measured by Figure 6-14 under all maximum to minimum delay conditions.

#### 6.7.1.3.1 Requirement for Rise / Fall Time

Table 6-8 is the requirement from the default drive strength (Type B), for UHS104 and UHS50 card. The I-V curves (current-voltage characteristics) of drivers types A, C and D are approximately x1.5, x0.75 and x0.5 from the default driver type B.

Driver Type	Symbol	Driver Rise / Fall Time Requirements				Condition
		Min.	Typ.	Max.	Units	C <sub>L</sub>
Type B for UHS104	T <sub>RB</sub> , T <sub>FB</sub>	0.40	0.88	1.32	ns	15pF
Type B for UHS50	T <sub>RB</sub> , T <sub>FB</sub>	0.70	1.83	2.75	ns	30pF

**Table 6-8 : I/O Driver Design Target**

Notes:

1. Typical rise / fall time values are a design target. Any actual rise / fall time that is between the minimum and the maximum is conforming to this specification.
2. Output rise time is measured between V<sub>OL</sub>(0.45V) to V<sub>OH</sub>(1.4V), output fall time is measured between V<sub>OH</sub>(1.4V) to V<sub>OL</sub>(0.45V).

Application Note:

Table 6-8 is also useful to determine drive strength of host output driver. One of driver capabilities should be measured depending on the capacitance load of host system. When selecting type D driver, the maximum frequency is determined by the host system.

#### 6.7.1.3.2 Design Target for Ratio of Rise / Fall Time


All the measurements performed in Section 6.7.1.3.1 satisfy the admissible difference between rise time and fall time as described in Table 6-9. Usually the worst case R<sub>RF</sub> is experienced at unbalanced process condition fast N-channel and slow P-channel or slow N-channel and fast P-channel.

Parameter	Symbol	Min.	Typ.	Max.	Unit	Notes
The Ratio of Rise / Fall Time	R <sub>RF</sub>	0.7	1.0	1.4	-	R <sub>RF</sub> = T <sub>R</sub> / T <sub>F</sub>

**Table 6-9 : Design Target for Ratio of Rise / Fall Time**

### 6.7.1.3.3 Output Driver Test Circuit

The test circuit as shown in Figure 6-14 is used to verify driver characteristics.



**Figure 6-14 : Outputs Test Circuit for Rise/Fall Time Measurement**

#### Notes:

1. The ratio of rise time to fall time is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given temperature and voltage combination, it represents the maximum difference between rise and fall time due to process variation.
2. Terminology is defined as follows:

- $C_L$ : Total system effective capacitance for each line. (In distributed loads, not all trace elements are counted as effective capacitance)
- $C_{CARD}$ : Card capacitance
- $C_{EQ}$ : Equivalent lumped load, external to card. (Transmission lines are converted to an equivalent lumped load)
- $C_{DIE}$ : Card die capacitance
- $C_{PKG}$ : Card package capacitance
- $C_{CARD} = C_{DIE} + C_{PKG}$
- $C_L = C_{CARD} + C_{EQ}$

3. Card capacitance range is defined as follows:

Capacitance	Min	Max	Units	Notes
$C_{CARD} (C_{DIE} + C_{PKG})$	5	10	pF	---

**Table 6-10 : Card Capacitance Range**

### 6.7.1.4 Driver Strength Selection

CMD6 Function Group 3 is used to select driver strength. 4 levels are defined from Function 0 to 3. Function 0 is default drive strength. Selecting method follows CMD6 definition. If the change of driver strength is failed, the current driver strength is still selected.

Table 6-11 shows drive strength support in CMD6 Status. Host can change to supported driver strength of the card.

CMD6 Status Bit	Meaning
432	Support bit of Type B Driver (Always 1 as default)
433	Support bit of Type A Driver
434	Support bit of Type C Driver
435	Support bit of Type D Driver

**Table 6-11 : Output Driver Type Support Bits**

### 6.7.1.5 How to Select Optimal Drive Strength

The host should simulate its specific system, to verify the optimal drive strength at the desired operating frequency. The host should select the weakest drive strength that meets rise / fall time requirement at system operating frequency.

Or simply, whenever a stronger driver than type B is needed, driver type A can be selected and whenever a weaker driver than type B is needed, driver type C can be selected. However, as driver strength of UHS50 card is optional except type B, the host needs to use type B when the other driver types are not supported. Host which type A is optimal should reduce clock frequency in case of using type B.

Type D should be used where the system design target is a low noise system. As of that, the maximum operating frequency is reduced, and shall be determined by the specific host system.

Table 6-12 gives approximation of the total capacitance that each of the drive strength can support:

Driver Type	Type A	Type B	Type C	Type D
C <sub>L</sub> at 208MHz	21pF	15pF	11pF	Note 1
C <sub>L</sub> at 100MHz SDR C <sub>L</sub> at 50 MHz DDR	43pF	30pF	23pF	Note 1

**Table 6-12 : Approximation of Total Capacitance for Each of Drive Strength**

Note 1:

Type D support total C<sub>L</sub> of about 22pF or more, for slower rise / fall time than at 100MHz SDR operation. When selecting type D driver, the maximum frequency is determined by the host system.

## 6.7.2 Bus Operating Conditions for 1.8V Signaling

### 6.7.2.1 Threshold Level for 1.8V Signaling

Table 6-13 shows DC specification of 1.8V signaling. As signaling level is generated by regulator in host and card, some of the values are defined by fixed value rather than based on VDD.

Parameter	Symbol	Min.	Max.	Unit	Remark
Supply Voltage	V <sub>DD</sub>	2.70	3.60	V	
Regulator Voltage	V <sub>DDIO</sub>	1.70	1.95	V	Generated by V <sub>DD</sub>
Output High Voltage	V <sub>OH</sub>	1.40	-	V	I <sub>OH</sub> = -2mA
Output Low Voltage	V <sub>OL</sub>	-	0.45	V	I <sub>OL</sub> = 2mA
Input High Voltage	V <sub>IH</sub>	1.27	2.00	V	
Input Low Voltage	V <sub>IL</sub>	V <sub>SS</sub> -0.30	0.58V	V	

**Table 6-13 : Threshold Level for 1.8V Signaling**

Application Note:

Manufacturers should take care in design presuming occurrence of voltage mismatch between card and host.

### 6.7.2.2 Leakage Current

Parameter	Symbol	Min.	Max.	Unit	Remark
Input Leakage Current		-2	2	μA	DAT3 pull-up is disconnected.

**Table 6-14 : Input Leakage Current**

## 6.7.3 Bus Timing Specification in SDR12, SDR25, SDR50 and SDR104 Modes

### 6.7.3.1 Clock Timing

Figure 6-156-16 shows clock signal timing and Table 6-15 shows required values of this timing. Clock timing is requirement for the host.  $t_{CLK}$  is used to define rise / fall timing. Rise and fall time shall be less than  $0.2 \cdot t_{CLK}$ . SDCLK input shall satisfy the clock timing over all variable conditions, and is measured as close as possible to SD socket pins to the card while CMD and DAT[3:0] are in quiet state (not toggling).  $V_{IH}$  denote  $V_{IH(min.)}$  and  $V_{IL}$  denotes  $V_{IL(max.)}$  in Figure 6-156-16.




Figure 6-156-16 : Clock Signal Timing

Symbol	Min.	Max.	Unit	Remark
$t_{CLK}$	4.80	-	ns	208MHz (Max.), Between rising edge, $V_{CT}=0.975V$
$t_{CR}, t_{CF}$	-	$0.2 \cdot t_{CLK}$	ns	$t_{CR}, t_{CF} < 0.96ns$ (max.) at 208MHz, $C_{CARD}=10pF$ $t_{CR}, t_{CF} < 2.00ns$ (max.) at 100MHz, $C_{CARD}=10pF$ The absolute maximum value of $t_{CR}, t_{CF}$ is 10ns regardless of clock frequency.
Clock Duty	30	70	%	

Table 6-15 : Clock Signal Timing

### 6.7.3.2 Card Input Timing

Figure 6-17 shows card input timing and Table 6-16 shows required values of card input timing. The new parameter Clock Threshold ( $V_{CT}$ ) is introduced to indicate clock reference point.  $V_{CT}$  is defined as 0.975V. Data setup time and hold time are measured at Data Threshold ( $V_{IL(max.)}$  and  $V_{IH(min.)}$ ).  $V_{IH}$  denote  $V_{IH(min.)}$  and  $V_{IL}$  denotes  $V_{IL(max.)}$  in Figure 6-17.




Figure 6-17 : Card Input Timing

Symbol	Min.	Max.	Unit	SDR104 mode
$t_{IS}$	1.40	-	ns	$C_{CARD}=10pF, V_{CT}=0.975V$
$t_{IH}$	0.80	-	ns	$C_{CARD}=5pF, V_{CT}=0.975V$
Symbol	Min.	Max.	Unit	SDR12, SDR25 and SDR50 modes
$t_{IS}$	3.00	-	ns	$C_{CARD}=10pF, V_{CT}=0.975V$
$t_{IH}$	0.80	-	ns	$C_{CARD}=5pF, V_{CT}=0.975V$

Table 6-16 : SDR50 and SDR104 Input Timing



### 6.7.3.3 Card Output Timing

#### 6.7.3.3.1 Frequency Range Consideration

The maximum frequency of UHS-I is 208MHz. Hosts can use any frequency less than the UHS-I card supported. Considering the relation between clock period and output delay time, there is a border frequency around 100MHz. Therefore, two output timing diagrams are defined in this document.

(1) Fixed Output Data Window Case (SDR12, SDR25, SDR50 and DDR50)

If output delay is less than clock period ( $t_{ODLY(max.)} < t_{CLK}$ ), DAT[3:0] can be sampled by SDCLK because fixed data window synchronized to SDCLK is always available. Considering  $t_{ODLY}$  (delay from SDCLK input to CMD and DAT[3:0] output), overlapped area of valid window is available under all maximum and minimum delay conditions (Variation of Temperature and voltage). Refer to Figure 6-18. Fixed Output Data Window Timing (Figure 6-19) defines overlapped area of valid data window.

Host can create sampling clock by loopback SDCLK method (refer to Appendix C.1 ). This timing mode enables the host to configure a simple data receiver circuit. The Fixed Output Data Window case is supported in SDR12, SDR25, SDR50 and DDR50. The frequency range is up to 100MHz.




Figure 6-18 : Fixed Output Data Window

(2) Variable Output Data Window Case (SDR104)

Output delay may be bigger than one clock period. In this case, another timing parameter  $t_{OP}$  is adopted.  $t_{OP}$  is the momentary output phase from SDCLK input to CMD and DAT[3:0] output. After initialization, the  $t_{OP}$  can start at any phase in relation to the clock. At the initialization step the host should take care to find the optimal sampling point for the card outputs. The Variable Output Data Window is supported in SDR104. The frequency range is up to 208MHz.

Application Notes:

The fixed timing supported host can use SDR12, SRD25 and SDR50 modes and cannot use SDR104 mode.

#### 6.7.3.3.2 Output Timing of Fixed Data Window (SDR12, SDR25 and SDR50)

Figure 6-19 shows card output timing of fixed data window and Table 6-17 shows required values of this timing for SDR12, SDR25 and SDR50. A valid window is specified by the minimum and maximum of output delay ( $t_{ODLY}$ ). The valid data window synchronized to SDCLK is available regardless of all temperature and voltage variation. Output valid window is calculated by  $t_{CLK} - t_{ODLY} + t_{OH}$ . Host can create sampling clock by delayed SDCLK.  $V_{OH}$  denote  $V_{OH(min.)}$  and  $V_{OL}$  denotes  $V_{OL(max.)}$  in Figure 6-19.




Figure 6-19 : Output Timing of Fixed Data Window

Symbol	Min.	Max.	Unit	Remark
$t_{ODLY}$	-	7.5	ns	$t_{CLK} \geq 10.0\text{ns}$ , $C_L = 30\text{pF}$ , using driver Type B, for SDR50,
$t_{ODLY}$		14	ns	$t_{CLK} \geq 20.0\text{ns}$ , $C_L = 40\text{pF}$ , using driver Type B, for SDR25 and SDR12,
$t_{OH}$	1.5	-	ns	Hold time at the $t_{ODLY}$ (min.), $C_L = 15\text{pF}$

Table 6-17 : Output Timing of Fixed Data Window

#### 6.7.3.3.3 Output Timing of Variable Window (SDR104)

Figure 6-20 shows card output timing of variable data window and Table 6-18 shows required values of this timing.  $t_{OP}$  is introduced to express output delay.  $t_{OP}$  does not include a long term temperature drift in contrast  $t_{ODLY}$  which includes all delay variation. The temperature drift is expressed by  $\Delta T_{OP}$ .  $t_{OP}$  after initialization, can be in range from 0 to 2UI. On determining sampling point of data, a long term drift, which is mainly depends on temperature drift, should be considered. Output valid data window ( $t_{ODW}$ ) is available regardless of the drift ( $\Delta T_{OP}$ ) but position of data window varies by the drift.  $V_{OH}$  denotes  $V_{OH}(\text{min.})$  and  $V_{OL}$  denotes  $V_{OL}(\text{max.})$  in Figure 6-20.




Figure 6-20 : Output Timing of Variable Data Window


Symbol	Min.	Max.	Unit	Remark
$t_{OP}$	0	2	UI	Card Output Phase
$\Delta t_{OP}$	-350	+1550	ps	Delay variation due to temperature change after tuning
$t_{ODW}$	0.60	-	UI	$t_{ODW} = 2.88\text{ns}$ at 208MHz

Table 6-18 : Output Timing of Variable Data Window

Card  $\Delta T_{OP}$  is the total allowable shift of output valid window ( $T_{ODW}$ ) from last system Tuning procedure.

Card  $\Delta T_{OP} = 1550\text{pS}$  for junction temperature of  $\Delta T = 90 \text{ deg.C}$  during operation.

Card  $\Delta T_{OP} = -350\text{pS}$  for junction temperature of  $\Delta T = -20 \text{ deg.C}$  during operation.



**Figure 6-21 :  $\Delta t_{OP}$  Consideration for Variable Data Window Mode**

The range of  $\Delta t_{OP}$  is 2600ps when card junction temperature changes from -25 deg.C to 125 deg.C during operation.

It is important note that Figure 6-19 and Figure 6-20 are output timings of the same output circuit expressed under different conditions. Two output timing figures are required because two types of read data sampling methods are presumed depends on host implementation. These output timings are defined at the test circuit measurement point.  $T_{ODW}$  for card is defined in this table, using an external noise free test circuit in Section 6.7.1. The valid window defined by output timings include skew among CMD and DAT[3:0] created by the card.

The host designer should consider the host transmission path which will add some Signal Integrity induced noise, skew between bus members, and timing errors. Expected  $T_{ODW}$  at host input is larger than 0.50UI.

**Application Notes:**

The host needs to consider drift of data window. A temperature drift after tuning procedure completes translates into a limited output valid window drift ( $\Delta t_{OP}$ ). The Host designer should take into consideration this drift, and design correctly to avoid being affected by this drift.

It is good practice to activate tuning procedure after sleep.

Host can use different techniques to overcome temperature effect (include reducing operating frequency).

6.7.4 Bus Timing Specification in DDR50 Mode

6.7.4.1 Clock Timing

Figure 6-22 shows clock signal timing and Table 6-19 shows required values of this timing. Clock timing is requirement for the host.  $t_{CLK}$  is used to define rise / fall timing. Rise and fall time shall be less than  $0.2 \cdot t_{CLK}$ . SDCLK input shall satisfy the clock timing over all variable conditions, and is measured as close as possible to SD socket pins to the card while CMD and DAT[3:0] are in quiet state (not toggling).  $V_{IH}$  denote  $V_{IH(min.)}$  and  $V_{IL}$  denotes  $V_{IL(max.)}$  in Figure 6-22.




Figure 6-22 : Clock Signal Timing

Symbol	Min.	Max.	Unit	Remark
$t_{CLK}$	20	-	ns	50MHz (Max.), Between rising edge
$t_{CR}, t_{CF}$	-	$0.2 \cdot t_{CLK}$	ns	$t_{CR}, t_{CF} < 4.00\text{ns (max.)}$ at 50MHz, $C_{CARD}=10\text{pF}$
Clock Duty	45	55	%	

Table 6-19 : Clock Signal Timing

CMD signal timings are not shown in Figure 6-23. For CMD signal timing refers to Figure 6-17 and Figure 6-19 (Timing Diagram of SDR mode).

#### 6.7.4.2 Bus Timing for DDR50




Figure 6-23 : Timing Diagram DAT Inputs/Outputs Referenced to CLK in DDR50 Mode

Parameter	Symbol	Min	Max	Unit	Remark
<b>Input CMD</b> (referenced to CLK rising edge)					
Input set-up time	$t_{ISU}$	3	-	ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
Input hold time	$t_{IH}$	0.8	-	ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Output CMD</b> (referenced to CLK rising edge)					
Output Delay time during Data Transfer Mode	$t_{ODLY}$	-	13.7	ns	$C_L \leq 30 \text{ pF}$ (1 card)
Output hold time	$t_{OH}$	1.5	-	ns	$C_L \geq 15 \text{ pF}$ (1 card)
<b>Inputs DAT</b> (referenced to CLK rising and falling edges)					
Input set-up time	$t_{ISU2x}$	3	-	ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
Input hold time	$t_{IH2x}$	0.8	-	ns	$C_{CARD} \leq 10 \text{ pF}$ (1 card)
<b>Outputs DAT</b> (referenced to CLK rising and falling edges)					
Output Delay time during Data Transfer Mode	$t_{ODLY2x}$	-	7.0	ns	$C_L \leq 25 \text{ pF}$ (1 card)
Output hold time	$t_{ODLY2x}$	1.5	-	ns	$C_L \geq 15 \text{ pF}$ (1 card)

**Table 6-20 : Bus Timings – Parameters Values (DDR50 mode)**

## 6.8 Electrical Static Discharge (ESD) Requirement

### 6.8.1 Discharge Models:

- (1) Human body model (HBM)  
+/- 4 KV, 100pF / 1.5Kohm      Refer to JESD22-A114-D (IEC60749-26)
- (2) Machine Model (MM)  
+/- 200V, 200pF / 0ohm      Refer to JESD22-A115-A (IEC60749-27)

### 6.8.2 Test Items

#### (1) Contact Discharge to Pads:

- (a) +/- 4KV, Reference JESD22-A114-D 100pF / 1.5kohm for HBM test
- (b) +/- 200V Reference JESD22-A115-A 200pF / 0 ohm for MM test
- (c) +/- 2KV, +/- 4KV Reference IEC61000-4-2 model 150pF 330 ohms for contact discharge test to individual contact pads in an ungrounded configuration. Apply five discharges per contact pad per polarity per voltage stress level.

#### (2) Air Discharge to Non-Pads Area:

Non-contact pad air discharge +/- 4KV, +/-8KV, +/-15KV reference IEC61000-4-2 model 150pF 330 ohms for non-contact pads in an ungrounded configuration. Contact pads shall be covered with appropriate insulating material to avoid discharge to the contact pads. Refer to test configuration to Appendix of the Mechanical Addenda.

#### (3) Air Discharge Test for CE certification:

SDA Recommends that a SD card obtain CE certification as per EN55024. CE certification requires +/- 8KV air discharge Reference IEC61000-4-2 while the card is inserted and powered in a host. The host used for test shall include connection to any power or data cables that are provided with the host.

#### (4) Coupling plane:

+/- 8KV Reference IEC61000-4-2

### 6.8.3 Test Result Requirements:

- (1) The SD card shall operate as specified
- (2) The SD card shall retain data stored in the card prior to ESD test.

## 7. SPI Mode

### 7.1 Introduction

The SPI mode consists of a secondary communication protocol that is offered by Flash-based SD Memory Cards. This mode is a subset of the SD Memory Card protocol, designed to communicate with a SPI channel, commonly found in Motorola's (and lately a few other vendors') microcontrollers. The interface is selected during the first reset command after power up (CMD0) and cannot be changed once the part is powered on.

The SPI standard defines the physical link only, and not the complete data transfer protocol. The SD Memory Card SPI implementation uses a subset of the SD Memory Card protocol and command set. The advantage of the SPI mode is the capability of using an off-the-shelf host, hence reducing the design-in effort to minimum. The disadvantage is the loss of performance of the SPI mode versus SD mode (e.g. Single data line and hardware CS signal per card).

**The commands and functions in SD mode defined after the Version 2.00 are not supported in SPI mode. The card may respond to the commands and functions even if the card is in SPI mode but host should not use them in SPI mode.**

### 7.2 SPI Bus Protocol

While the SD Memory Card channel is based on command and data bit streams that are initiated by a start bit and terminated by a stop bit, the SPI channel is byte oriented. Every command or data block is built of 8-bit bytes and is byte aligned to the CS signal (i.e. the length is a multiple of 8 clock cycles).

The card starts to count SPI bus clock cycle at the assertion of the CS signal. Every command or data token shall be aligned to 8-clock cycle boundary.

Similar to the SD Memory Card protocol, the SPI messages consist of command, response and data-block tokens. All communication between host and cards is controlled by the host (master). The host starts every bus transaction by asserting the CS signal low.

The selected card always responds to the command as opposed to the SD mode.

When the card encounters a data retrieval problem in a read operation, it will respond with an error response (which replaces the expected data block) rather than by a timeout as in the SD mode.

Additionally, every data block sent to the card during write operations will be responded with a data response token.

In the case of a Standard Capacity Memory Card, a data block can be as big as one card write block and as small as a single byte. Partial block read/write operations are enabled by card options specified in the CSD register.

In case of SDHC and SDXC Cards, block length is fixed to 512 bytes. The block length set by CMD16 is only used for CMD42 and not used for memory data transfer. So, partial block read/write operations are also disabled. Furthermore, Write Protected commands (CMD28, CMD29 and CMD30) are not supported.






Figure 7-1 : SD Memory Card State Diagram (SPI mode)

### 7.2.1 Mode Selection and Initialization

The SD Card is powered up in the SD mode. It will enter SPI mode if the CS signal is asserted (negative) during the reception of the reset command (CMD0). If the card recognizes that the SD mode is required it will not respond to the command and remain in the SD mode. If SPI mode is required, the card will switch to SPI and respond with the SPI mode R1 response.

The only way to return to the SD mode is by entering the power cycle. In SPI mode, the SD Card protocol state machine in SD mode is not observed. All the SD Card commands supported in SPI mode are always available.


Figure 7-2 shows the initialization sequence of SPI mode.

SEND\_IF\_COND (CMD8) is used to verify SD Memory Card interface operating condition. The argument format of CMD8 is the same as defined in SD mode and the response format of CMD8 is defined in Section 7.3.2.6. The card checks the validity of operating condition by analyzing the argument of CMD8 and the host checks the validity by analyzing the response of CMD8. The supplied voltage is indicated by VHS field in the argument. The card assumes the voltage specified in VHS as the current supplied voltage. Only 1-bit of VHS shall be set to 1 at any given time. Check pattern is used for the host to check validity of communication between the host and the card.

If the card indicates an illegal command, the card is legacy and does not support CMD8. If the card supports CMD8 and can operate on the supplied voltage, the response echoes back the supply voltage and the check pattern that were set in the command argument.

If VCA in the response is set to 0, the card cannot operate on the supplied voltage. If check pattern is not matched, CMD8 communication is not valid. In this case, it is recommended to retry CMD8

sequence.



**Figure 7-2: SPI Mode Initialization Flow**

READ\_OCR (CMD58) is designed to provide SD Memory Card hosts with a mechanism to identify cards that do not match the  $V_{DD}$  range desired by the host. If the host does not accept voltage range, it shall not proceed further initialization sequence. The levels in the OCR register shall be defined accordingly (See Chapter 5.1).

SD\_SEND\_OP\_COND (ACMD41) is used to start initialization and to check if the card has completed initialization. It is mandatory to issue CMD8 prior to the first ACMD41. Receiving of CMD8 expands the CMD58 and ACMD41 function; HCS (High Capacity Support) in the argument of ACMD41 and CCS (Card Capacity Status) in the response of CMD58. HCS is ignored by the card, which didn't accept CMD8. Standard Capacity SD Memory Card ignores HCS. The "in idle state" bit in the R1 response of ACMD41 is used by the card to inform the host if initialization of ACMD41 is completed. Setting this bit to "1" indicates that the card is still initializing. Setting this bit to "0" indicates completion of initialization. The host repeatedly issues ACMD41 until this bit is set to "0". The card checks the HCS bit in the OCR only at the first ACMD41. While repeating ACMD41, the host shall not issue another command except CMD0.

After initialization is completed, the host should get CCS information in the response of CMD58. CCS is valid when the card accepted CMD8 and after the completion of initialization. CCS=0 means that the card is SDSD. CCS=1 means that the card is SDHC or SDXC.

### 7.2.2 Bus Transfer Protection

Every SD Card command transferred on the bus is protected by CRC bits. In SPI mode, the SD Memory Card offers a CRC ON mode which enables systems built with reliable data links to exclude the hardware or firmware required for implementing the CRC generation and verification functions.

In the CRC OFF mode, the CRC bits of the command are defined as 'don't care' for the transmitter and ignored by the receiver.

The SPI interface is initialized in the CRC OFF mode in default. However, the RESET command (CMD0) that is used to switch the card to SPI mode, is received by the card while in SD mode and, therefore, shall have a valid CRC field.

Since CMD0 has no arguments, the content of all the fields, including the CRC field, are constants and need not be calculated in run time. A valid reset command is:

0x40, 0x0, 0x0, 0x0, 0x0, 0x95


After the card is put into SPI mode, CRC check for all commands including CMD0 will be done according to CMD59 setting.

The host can turn the CRC option on and off using the CRC\_ON\_OFF command (CMD59). Host should enable CRC verification before issuing ACMD41.

The CMD8 CRC verification is always enabled. The Host shall set correct CRC in the argument of CMD8. If CRC error is detected, card returns CRC error in R1 response regardless of command index.

### 7.2.3 Data Read

The SPI mode supports single block read and Multiple Block read operations (CMD17 or CMD18 in the SD Memory Card protocol). Upon reception of a valid read command the card will respond with a response token followed by a data token (Refer to Figure 7-3). In case of Standard Capacity Card, the size in the data token is determined by the block length set by SET\_BLOCKLEN (CMD16). In case of SDHC and SDXC Cards, block length is fixed to 512 Bytes regardless of the block length set by CMD16.



**Figure 7-3: Single Block Read Operation**


A valid data block is suffixed with a 16-bit CRC generated by the standard CCITT polynomial  $x^{16} + x^{12} + x^5 + 1$ .

The maximum block length is given by 512 Bytes regardless of READ\_BL\_LEN, defined in the CSD. If partial block access is enabled in Standard Capacity Card (i.e. the CSD parameter READ\_BL\_PARTIAL equals 1), the block length can be any number between 1 and 512 Bytes. The start address can be any byte address in the valid address range of the card. Every block, however, shall be contained in a single physical card sector.

If partial block access is disabled, only 512-Byte data length is supported.


SDHC and SDXC Cards only support 512-byte block length. The start address shall be aligned to the block boundary.

In the case of a data retrieval error, the card will not transmit any data. Instead, a special data error token will be sent to the host. Figure 7-4 shows a data read operation that terminated with an error token rather than a data block.



**Figure 7-4: Read Operation - Data Error**


In the case of a multiple block read operation every transferred block has its suffix of 16-bit CRC. Stop transmission command (CMD12) will actually stop the data transfer operation (the same as in SD Memory Card operation mode).



**Figure 7-5: Multiple Block Read Operation**

#### 7.2.4 Data Write

The SPI mode supports single block and multiple block write commands. Upon reception of a valid write command (CMD24 or CMD25 in the SD Memory Card protocol), the card will respond with a response token and will wait for a data block to be sent from the host. CRC suffix, block length and start address restrictions are (with the exception of the CSD parameter WRITE\_BL\_PARTIAL controlling the partial block write option and WRITE\_BL\_LEN) identical to the read operation (Refer to Figure 7-6).



**Figure 7-6: Single Block Write Operation**


Every data block has a prefix of 'Start Block' token (one byte).

After a data block has been received, the card will respond with a data-response token. If the data block has been received without errors, it will be programmed. As long as the card is busy programming, a continuous stream of busy tokens will be sent to the host (effectively holding the DataOut line low).

Once the programming operation is completed, the host should check the results of the programming using the SEND\_STATUS command (CMD13). Some errors (e.g. address out of range, write protect violation etc.) are detected during programming only. The only validation check performed on the data block, and communicated to the host via the data-response token, is the CRC and general Write Error

indication.

In a Multiple Block write operation, the stop transmission will be done by sending 'Stop Tran' token instead of 'Start Block' token at the beginning of the next block. In case of Write Error indication (on the data response) the host shall use SEND\_NUM\_WR\_BLOCKS (ACMD22) in order to get the number of well written write blocks. The data tokens description is given in Chapter 7.3.3.2.




**Figure 7-7: Multiple Block Write Operation**

While the card is busy, resetting the CS signal will not terminate the programming process. The card will release the DataOut line (tri-state) and continue with programming. If the card is reselected before the programming is finished, the DataOut line will be forced back to low and all commands will be rejected. Resetting a card (using CMD0 for SD memory card) will terminate any pending or active programming operation. This may destroy the data formats on the card. It is in the responsibility of the host to prevent this from occurring.

### 7.2.5 Erase & Write Protect Management

The erase and write protect management procedures in the SPI mode are identical to those of the SD mode. While the card is erasing or changing the write protection bits of the predefined sector list, it will be in a busy state and hold the DataOut line low. Figure 7-8 illustrates a 'no data' bus transaction with and without busy signaling.



**Figure 7-8: 'No data' Operations**

### 7.2.6 Read CID/CSD Registers

Unlike the SD Memory Card protocol (where the register contents is sent as a command response), reading the contents of the CSD and CID registers in SPI mode is a simple read-block transaction. The card will respond with a standard response token (Refer to Figure 7-3) followed by a data block of 16 bytes suffixed with a 16-bit CRC.

The data timeout for the CSD command cannot be set to the cards TAAC since this value is stored in the card's CSD. Therefore, the standard response timeout value ( $N_{CR}$ ) is used for read latency of the CSD register.

### 7.2.7 Reset Sequence

The SD Memory Card requires a defined reset sequence. The card enters an idle state after power on reset or reset command (CMD0 for SD memory card). In this state, the only valid host commands are CMD8 (SEND\_IF\_COND), ACMD41 (SD\_SEND\_OP\_COND), CMD58 (READ\_OCR) and CMD59 (CRC\_ON\_OFF).

For the Thick (2.1 mm) SD Memory Card - CMD1 (SEND\_OP\_COND) is also valid - this means that in SPI mode, CMD1 and ACMD41 have the same behaviors, but the usage of ACMD41 is preferable since it allows easy distinction between an SD Memory Card and a MultiMediaCard. **For the Thin (1.4 mm) Standard Size SD Memory Card, CMD1 (SEND\_OP\_COND) is an illegal command during the initialization that is done after power on. After Power On, once the card has accepted valid ACMD41, it will be able to also accept CMD1 even if used after re-initializing (CMD0) the card.** It was defined in such way in order to be able to distinguish between a Thin SD Memory Card and a MultiMediaCard (that supports CMD1 as well).

### 7.2.8 Error Conditions

Unlike the SD Memory Card protocol, in the SPI mode, the card will always respond to a command. The response indicates acceptance or rejection of the command. A command may be rejected in any one of the following cases:

- It is sent while the card is in read operation (except CMD12 which is legal).
- It is sent while the card is in Busy.
- Card is locked and it is other than Class 0 or 7 commands.
- It is not supported (illegal opcode).
- CRC check failed.
- It contains an illegal operand.
- It was out of sequence during an erase sequence.

Note that in case the host sends command while the card sends data in read operation then the response with an illegal command indication may disturb the data transfer.

### 7.2.9 Memory Array Partitioning

Same as SD mode.

### 7.2.10 Card Lock/Unlock

Usage of card lock and unlock commands in SPI mode is identical to SD mode. In both cases, the command is responded to with an R1b response type. After the busy signal clears, the host should obtain the result of the operation by issuing a SEND\_STATUS command (CMD13). Refer to Chapter 4.3.7 for details.

### 7.2.11 Application Specific Commands

Identical to SD mode with the exception of the APP\_CMD status bit (Refer to Table 4-41), which is not available in SPI.

#### **7.2.12 Content Protection Command**

All the special Content Protection ACMDs and security functionality related to the CPRM is the same as SD mode.

#### **7.2.13 Switch Function Command**

Same as for SD mode with two exceptions:

- The command is valid under the "not idle state".
- The switching period is within 8 clocks after the end bit of the R1 response of CMD0.

#### **7.2.14 High Speed Mode**

Same as SD mode.

#### **7.2.15 Speed Class Specification**

As opposed to SD mode, the card cannot guarantee its Speed Class. In SPI mode, host shall treat the card as Class 0 no matter what Class is indicated in SD Status.

## 7.3 SPI Mode Transaction Packets

### 7.3.1 Command Tokens

#### 7.3.1.1 Command Format

All the SD Memory Card commands are 6 bytes long. The command transmission always starts with the left most bit of the bit string corresponding to the command codeword. All commands are protected by a CRC (see Chapter 4.5). The commands and arguments are listed in Table 7-3.

Bit position	47	46	[45:40]	[39:8]	[7:1]	0
Width (bits)	1	1	6	32	7	1
Value	'0'	'1'	x	x	x	'1'
Description	start bit	transmission bit	command index	argument	CRC7	end bit

Table 7-1: Command Format

#### 7.3.1.2 Command Classes

As in SD mode, the SPI commands are divided into several classes (See Table 7-2). Each class supports a set of card functions. A SD Memory Card will support the same set of optional command classes in both communication modes (there is only one command class table in the CSD register). The available command classes, and the supported command for a specific class, however, are different in the SD Memory Card and the SPI communication mode.

Note that except for the classes that are not supported in SPI mode (class 1, 3 and 9), the mandatory required classes for the SD mode are the same for the SPI mode.

Card Command Class (CCC)		0	1	2	3	4	5	6	7	8	9	10	11
Supported commands	class description	basic	reserved	block read	reserved	block write	erase	write protection	lock card	application specific	I/O mode	switch	reserved
CMD0	Mandatory	+											
CMD1	Mandatory	+											
CMD5	Optional										+		
CMD6 <sup>2</sup>	Mandatory											+	
CMD8 <sup>3</sup>	Mandatory	+											
CMD9	Mandatory	+											
CMD10	Mandatory	+											
CMD12	Mandatory	+											
CMD13	Mandatory	+											
CMD16	Mandatory			+		+			+				
CMD17	Mandatory			+									
CMD18	Mandatory			+									
CMD24	Mandatory <sup>1</sup>					+							
CMD25	Mandatory <sup>1</sup>					+							
CMD27	Mandatory <sup>1</sup>					+							



**Physical Layer Specification Version 4.00**

Card Command Class (CCC)		0	1	2	3	4	5	6	7	8	9	10	11
Supported commands	class description	basic	reserved	block read	reserved	block write	erase	write protection	lock card	application specific	I/O mode	switch	reserved
CMD28	Optional							+					
CMD29	Optional							+					
CMD30	Optional							+					
CMD32	Mandatory <sup>1</sup>						+						
CMD33	Mandatory <sup>1</sup>						+						
CMD34-37 <sup>2</sup>	Optional											+	
CMD38	Mandatory <sup>1</sup>						+						
CMD42 <sup>4</sup>	(Note 4)								+				
CMD50 <sup>2</sup>	Optional											+	
CMD52	Optional										+		
CMD53	Optional										+		
CMD55	Mandatory									+			
CMD56	Mandatory									+			
CMD57 <sup>2</sup>	Optional											+	
CMD58	Mandatory	+											
CMD59	Mandatory	+											
ACMD6	Mandatory									+			
ACMD13	Mandatory									+			
ACMD22	Mandatory <sup>1</sup>									+			
ACMD23	Mandatory <sup>1</sup>									+			
ACMD41	Mandatory									+			
ACMD42	Mandatory									+			
ACMD51	Mandatory									+			

Note (1): The commands related write and erase are mandatory only for the Writable types of Cards.

Note (2): This command was defined in spec version 1.10

Note (3): This command is newly defined in version 2.00

Note (4): This command is optional in Version 1.01 and 1.10 and mandatory from Version 2.00

**Table 7-2: Command Classes in SPI Mode**

**7.3.1.3 Detailed Command Description**

The following table provides a detailed description of the SPI bus commands. The responses are defined in Chapter 7.3.2. Table 7-3 lists all SD Memory Card commands. A "yes" in the SPI mode column indicates that the command is supported in SPI mode. With these restrictions, the command class description in the CSD is still valid. If a command does not require an argument, the value of this field should be set to zero. The reserved commands are reserved in SD mode as well.

The binary code of a command is defined by the mnemonic symbol. As an example, the content of the **command index** field is (binary) '000000' for CMD0 and '100111' for CMD39.

The card shall ignore stuff bits and reserved bits in a argument.

<b>CMD INDEX</b>	<b>SPI Mode</b>	<b>Argument</b>	<b>Resp</b>	<b>Abbreviation</b>	<b>Command Description</b>
CMD0	Yes	[31:0] stuff bits	R1	GO_IDLE_STATE	Resets the SD Memory Card
CMD1	Yes <sup>1</sup>	[31]Reserved bit [30]HCS [29:0]Reserved bits	R1	SEND_OP_COND	Sends host capacity support information and activates the card's initialization process. HCS is effective when card receives SEND_IF_COND command. Reserved bits shall be set to '0'.
CMD2	No				
CMD3	No				
CMD4	No				
CMD5	Reserved for I/O Mode (refer to the "SDIO Card Specification")				
CMD6 <sup>8</sup>	Yes	[31] Mode 0:Check function 1:Switch function [30:24] reserved (All '0') [23:20] reserved for function group 6 (All '0' or 0xF) [19:16] reserved for function group 5 (All '0' or 0xF) [15:12] reserved for function group 4 (All '0' or 0xF) [11:8] reserved for function group 3 (All '0' or 0xF) [7:4] function group 2 for command system [3:0] function group 1 for access mode	R1	SWITCH_FUNC	Checks switchable function (mode 0) and switches card function (mode 1). See Chapter 4.3.10.
CMD7	No				

CMD INDEX	SPI Mode	Argument	Resp	Abbreviation	Command Description
CMD8 <sup>9</sup>	Yes	[31:12]Reserved bits [11:8]supply voltage(VHS) [7:0]check pattern	R7	SEND_IF_COND	Sends SD Memory Card interface condition that includes host supply voltage information and asks the accessed card whether card can operate in supplied voltage range. Reserved bits shall be set to '0'.
CMD9	Yes	[31:0] stuff bits	R1	SEND_CSD	Asks the selected card to send its card-specific data (CSD)
CMD10	Yes	[31:0] stuff bits	R1	SEND_CID	Asks the selected card to send its card identification (CID)
CMD11	No				
CMD12	Yes	[31:0] stuff bits	R1b <sup>5</sup>	STOP_TRANSMISSION	Forces the card to stop transmission in Multiple Block Read Operation
CMD13	Yes	[31:0] stuff bits	R2	SEND_STATUS	Asks the selected card to send its status register.
CMD14	reserved				
CMD15	No				
CMD16	Yes	[31:0] block length	R1	SET_BLOCKLEN	In case of SDSC Card, block length is set by this command. In case of SDHC and SDXC Cards, block length of the memory access commands are fixed to 512 bytes. The length of LOCK_UNLOCK command is set by this command regardless of card capacity.
CMD17	Yes	[31:0] data address <sup>10</sup>	R1	READ_SINGLE_BLOCK	Reads a block of the size selected by the SET_BLOCKLEN command. <sup>3</sup>
CMD18	Yes	[31:0] data address <sup>10</sup>	R1	READ_MULTIPLE_BLOCK	Continuously transfers data blocks from card to host until interrupted by a STOP_TRANSMISSION command.
CMD19	reserved				
CMD20	No				
CMD21... CMD23	reserved				
CMD24	Yes	[31:0] data address <sup>10</sup>	R1	WRITE_BLOCK	Writes a block of the size selected by the SET_BLOCKLEN command. <sup>4</sup>
CMD25	Yes	[31:0] data address <sup>10</sup>	R1	WRITE_MULTIPLE_BLOCK	Continuously writes blocks of data until 'Stop Tran' token is sent (instead 'Start Block').
CMD26	No				
CMD27	Yes	[31:0] stuff bits	R1	PROGRAM_CSD	Programming of the programmable bits of the CSD.

**Physical Layer Specification Version 4.00**

CMD INDEX	SPI Mode	Argument	Resp	Abbreviation	Command Description
CMD28	Yes	[31:0] data address	R1b <sup>5</sup>	SET_WRITE_PROT	If the card has write protection features, this command sets the write protection bit of the addressed group. The properties of write protection are coded in the card specific data (WP_GRP_SIZE). SDHC and SDXC Cards do not support this command.
CMD29	Yes	[31:0] data address	R1b <sup>5</sup>	CLR_WRITE_PROT	If the card has write protection features, this command clears the write protection bit of the addressed group. SDHC and SDXC Cards do not support this command.
CMD30	Yes	[31:0] write protect data address	R1	SEND_WRITE_PROT	If the card has write protection features, this command asks the card to send the status of the write protection bits. <sup>6</sup> SDHC and SDXC Cards do not support this command.
CMD31	reserved				
CMD32	Yes	[31:0] data address <sup>10</sup>	R1	ERASE_WR_BLK_START_ADDR	Sets the address of the first write block to be erased.
CMD33	Yes	[31:0] data address <sup>10</sup>	R1	ERASE_WR_BLK_END_ADDR	Sets the address of the last write block of the continuous range to be erased.
CMD34-37 <sup>8</sup>	Reserved for each command system set by switch function command (CMD6). Refer to each command system specification for more detail.				
CMD38	Yes	[31:0] stuff bits	R1b <sup>5</sup>	ERASE	Erases all previously selected write blocks
CMD39	No				
CMD40	No				
CMD41	Reserved				
CMD42	Yes	[31:0] Reserved bits (Set all 0)	R1	LOCK_UNLOCK	Used to Set/Reset the Password or lock/unlock the card. A transferred data block includes all the command details - refer to Chapter 4.3.7. The size of the Data Block is defined with SET_BLOCK_LEN command. Reserved bits in the argument and in Lock Card Data Structure shall be set to 0.
CMD43-49 CMD51	reserved				
CMD50 <sup>8</sup>	Reserved for each command system set by switch function command (CMD6). Refer to each command system specification for more detail.				
CMD52-54	Reserved for I/O Mode (refer to the "SDIO Card Specification")				

CMD INDEX	SPI Mode	Argument	Resp	Abbreviation	Command Description
CMD55	Yes	[31:0] stuff bits	R1	APP_CMD	Defines to the card that the next command is an application specific command rather than a standard command
CMD56	Yes	[31:1] stuff bits. [0]: RD/WR <sup>7</sup>	R1	GEN_CMD	Used either to transfer a Data Block to the card or to get a Data Block from the card for general purpose/application specific commands. In case of Standard Capacity SD Memory Card, the size of the Data Block shall be defined with SET_BLOCK_LEN command. In case of SDHC and SDXC Cards, block length of this command is fixed to 512-byte.
CMD57 <sup>8</sup>	Reserved for each command system set by switch function command (CMD6). Refer to each command system specification for more detail.				
CMD58	Yes	[31:0] stuff bits	R3	READ_OCR	Reads the OCR register of a card. CCS bit is assigned to OCR[30].
CMD59	Yes	[31:1] stuff bits [0:0] CRC option	R1	CRC_ON_OFF	Turns the CRC option on or off. A '1' in the CRC option bit will turn the option on, a '0' will turn it off
CMD60-63	Reserved For Manufacturer				

- CMD1 is valid command for the Thin (1.4mm) Standard Size SD Memory Card only if used after re-initializing a card (not after power on reset).
- The default block length is as specified in the CSD.
- The data transferred shall not cross a physical block boundary unless READ\_BLK\_MISALIGN is set in the CSD.
- The data transferred shall not cross a physical block boundary unless WRITE\_BLK\_MISALIGN is set in the CSD.
- R1b: R1 response with an optional trailing busy signal
- 32 write protection bits (representing 32 write protect groups starting at the specified address) followed by 16 CRC bits are transferred in a payload format via the data line. The last (least significant) bit of the protection bits corresponds to the first addressed group. If the addresses of the last groups are outside the valid range, then the corresponding write protection bits shall be set to zero
- RD/WR\_: "1" the Host shall get a block of data from the card.  
"0" the host sends block of data to the card.
- This command was added in spec version 1.10
- This command is added in spec version 2.00
- SDSC Card (CCS=0) uses byte unit address and SDHC and SDXC Cards (CCS=1) use block unit address (512 bytes unit).

**Table 7-3: Commands and Arguments**

**Physical Layer Specification Version 4.00**

The following table describes all the application specific commands supported/reserved by the SD Memory Card. All the following commands shall be preceded with APP\_CMD (CMD55).

CMD INDEX	SPI Mode	Argument	Resp	Abbreviation	Command Description
ACMD6	No				
ACMD13	yes	[31:0] stuff bits	R2	SD_STATUS	Send the SD Status. The status fields are given in Table 4-43
ACMD17	reserved				
ACMD18	yes	--	--	--	Reserved for SD security applications <sup>1</sup>
ACMD19-ACMD21	reserved				
ACMD22	yes	[31:0] stuff bits	R1	SEND_NUM_WR_BLOCKS	Send the numbers of the well written (without errors) blocks. Responds with 32-bit+CRC data block.
ACMD23	yes	[31:23] stuff bits [22:0]Number of blocks	R1	SET_WR_BLK_ERASE_COUNT	Set the number of write blocks to be pre-erased before writing (to be used for faster Multiple Block WR command). "1"=default (one wr block) <sup>(2)</sup> .
ACMD24	reserved				
ACMD25	yes	--	--	--	Reserved for SD security applications <sup>1</sup>
ACMD26	yes	--	--	--	Reserved for SD security applications <sup>1</sup>
ACMD38	yes	--	--	--	Reserved for SD security applications <sup>1</sup>
ACMD39 - ACMD40	reserved				
ACMD41	Yes	[31]Reserved bit [30]HCS [29:0]Reserved bits	R1	SD_SEND_OP_COND	Sends host capacity support information and activates the card's initialization process. Reserved bits shall be set to '0'
ACMD42	yes	[31:1] stuff bits [0]set_cd	R1	SET_CLR_CARD_DETECT	Connect[1]/Disconnect[0] the 50 KOhm pull-up resistor on CS (pin 1) of the card. The pull-up may be used for card detection.
ACMD43-ACMD49	yes	--	--	--	Reserved for SD security applications <sup>1</sup>
ACMD51	yes	[31:0] staff bits	R1	SEND_SCR	Reads the SD Configuration Register (SCR).

(1) Refer to the "Part3 Security Specification" for detailed explanation about the SD Security Features

(2) Stop Tran Token shall be used to stop the transmission in Write Multiple Block whether the pre-erase (ACMD23) feature is used or not.

**Table 7-4: Application Specific Commands used/reserved by SD Memory Card - SPI Mode**

#### 7.3.1.4 Card Operation for CMD8 in SPI mode

In SPI mode, the card always returns response. Table 7-5 shows the card operation for CMD8.

Command Argument Check					Response of Card *1			
Index	Reserved	VHS	Pattern	CRC	R1	Reserved	VCA	Pattern
=8	Don't Care	Don't Care	Don't Care	Error	09h	(R1 only)		
Not 8	Don't Care	Don't Care	Don't Care	Don't Care	Depends on command index			
=8	Don't Care	Mismatch *2	Don't Care	Correct	01h	0	0	Echo Back
=8	Don't Care	Match *2	Don't Care	Correct	01h	0	Echo Back	Echo Back

\*1: Response indicates the actual response that the card returns. (It does not include errors during transfer response.)

\*2: 'Match' means AND of following condition a) and b). 'Mismatch' is other cases.

a) Only 1 bit is set to '1' in VHS.

b) The card supports the host supply voltage.

**Table 7-5: Card Operation for CMD8 in SPI Mode**


### 7.3.2 Responses

There are several types of response tokens. As in SD mode, all are transmitted MSB first. Multiple bytes responses are defined in SPI mode but the card outputs only first byte (equivalent to R1) when Illegal Command Error or Command CRC Error is indicated in it. In this case, host never reads as the multiple bytes of response.

#### 7.3.2.1 Format R1

This response token is sent by the card after every command with the exception of SEND\_STATUS commands. It is one byte long, and the MSB is always set to zero. The other bits are error indications, an error being signaled by a 1. The structure of the R1 format is given in Figure 7-9. The meaning of the flags is defined as following:

- **In idle state:** The card is in idle state and running the initializing process.
- **Erase reset:** An erase sequence was cleared before executing because an out of erase sequence command was received.
- **Illegal command:** An illegal command code was detected.
- **Communication CRC error:** The CRC check of the last command failed.
- **Erase sequence error:** An error in the sequence of erase commands occurred.
- **Address error:** A misaligned address that did not match the block length was used in the command.
- **Parameter error:** The command's argument (e.g. address, block length) was outside the allowed range for this card.



**Figure 7-9: R1 Response Format**


#### 7.3.2.2 Format R1b

This response token is identical to the R1 format with the optional addition of the busy signal. The busy signal token can be any number of bytes. A zero value indicates card is busy. A non-zero value indicates the card is ready for the next command.



**7.3.2.3 Format R2**

This response token is two bytes long and sent as a response to the SEND\_STATUS command. The format is given in Figure 7-10.




**Figure 7-10: R2 Response Format**

The first byte is identical to the response R1. The content of the second byte is described in the following:

- **Erase param:** An invalid selection for erase, sectors or groups.
- **Write protect violation:** The command tried to write a write-protected block.
- **Card ECC failed:** Card internal ECC was applied but failed to correct the data.
- **CC error:** Internal card controller error.
- **Error:** A general or an unknown error occurred during the operation.
- **Write protect erase skip | lock/unlock command failed:** This status bit has two functions overloded. It is set when the host attempts to erase a write-protected sector or makes a sequence or password errors during card lock/unlock operation.
- **Card is locked:** Set when the card is locked by the user. Reset when it is unlocked.

**7.3.2.4 Format R3**


This response token is sent by the card when a READ\_OCR command is received. The response length is 5 bytes (see Figure 7-11). The structure of the first (MSB) byte is identical to response type R1. The other four bytes contain the OCR register.

**Figure 7-11: R3 Response Format****7.3.2.5 Formats R4 & R5**

Those response formats are reserved for I/O mode (refer to the "SDIO Card Specification").

**7.3.2.6 Format R7**

This response token is sent by the card when a SEND\_IF\_COND command (CMD8) is received. The response length is 5 bytes. The structure of the first (MSB) byte is identical to response type R1. The other four bytes contain the card operating voltage information and echo back of check pattern in argument and are specified by the same definition as R7 response in SD mode. (Refer to Section 4.9).

**Figure 7-12: R7 Response Format**

### 7.3.3 Control Tokens

Data block transfer is controlled by some tokens.

#### 7.3.3.1 Data Response Token

Every data block written to the card will be acknowledged by a data response token. It is one byte long and has the following format:

7	6	5	4	3	2	1	0
x	x	x	0	Status			1

The meaning of the status bits is defined as follows:

'010' - Data accepted.

'101' - Data rejected due to a CRC error.

'110' - Data Rejected due to a Write Error

In case of any error (CRC or Write Error) during Write Multiple Block operation, the host shall stop the data transmission using CMD12. In case of a Write Error (response '110'), the host may send CMD13 (SEND\_STATUS) in order to get the cause of the write problem. ACMD22 can be used to find the number of well written write blocks.

#### 7.3.3.2 Start Block Tokens and Stop Tran Token

Read and write commands have data transfers associated with them. Data is being transmitted or received via data tokens. All data bytes are transmitted MSB first.

Data tokens are 4 to 515 bytes long and have the following format:

For Single Block Read, Single Block Write and Multiple Block Read:

- First byte: Start Block

7	6	5	4	3	2	1	0
1	1	1	1	1	1	1	0

- Bytes 2-513 (depends on the data block length): User data
- Last two bytes: 16 bit CRC.

For Multiple Block Write operation:

- First byte of each block:  
If data is to be transferred then - Start Block Token

7	6	5	4	3	2	1	0
1	1	1	1	1	1	0	0


If Stop transmission is requested - Stop Tran Token

7	6	5	4	3	2	1	0
1	1	1	1	1	1	0	1

Note that this format is used only for Multiple Block Write. In case of a Multiple Block Read the stop transmission is performed using STOP\_TRAN Command (CMD12).

**7.3.3.3 Data Error Token**

If a read operation fails and the card cannot provide the required data, it will send a data error token instead. This token is one byte long and has the following format:

**Figure 7-13: Data Error Token**

The 4 least significant bits (LSB) are the same error bits as in response format R2.

**7.3.4 Clearing Status Bits**

As described in the previous paragraphs, in SPI mode, status bits are reported to the host in three different formats: response R1, response R2, and data error token (the same bits may exist in multiple response types - e.g. Card ECC failed)

As in the SD mode, error bits are cleared when read by the host, regardless of the response format. State indicators are either cleared by reading or are cleared in accordance with the card state.

The following table summarizes the set and clear conditions for the various status bits:

Identifier	Included in resp	Type <sup>1</sup>	Value	Description	Clear Condition <sup>2</sup>
Out of range	R2 DataErr	E R X	'0'= no error '1'= error	The command argument was out of the allowed range for this card.	C
Address error	R1 R2	E R X	'0'= no error '1'= error	A misaligned address which did not match the block length was used in the command.	C
Erase sequence error	R1 R2	E R	'0'= no error '1'= error	An error in the sequence of erase commands occurred.	C
Erase param	R2	E X	'0'= no error '1'= error	An error in the parameters of the erase command sequence	C
Parameter error	R1 R2	E R X	'0'= no error '1'= error	An error in the parameters of the command	C
WP violation	R2	E R X	'0'= not protected '1'= protected	Attempt to program a write protected block.	C
Com CRC error	R1 R2	E R	'0'= no error '1'= error	The CRC check of the command failed.	C
Illegal command	R1 R2	E R	'0'= no error '1'= error	Command not legal for the card state	C
Card ECC failed	R2 DataEr	E X	'0'= success '1'= failure	Card internal ECC was applied but failed to correct the data.	C
CC error	R2 dataEr	E R X	'0'= no error '1'= error	Internal card controller error	C
Error	R2 dataEr	E R X	'0'= no error '1'= error	A general or an unknown error occurred during the operation.	C

Identifier	Included in resp	Type <sup>1</sup>	Value	Description	Clear Condition <sup>2</sup>
CSD_OVERWRITE	R2	E R X	'0'= no error '1'= error	Can be either of the following errors: - The read only section of the CSD does not match the card content. - An attempt to reverse the copy (set as original) or permanent WP (unprotected) bits was made.	C
WP erase skip	R2	S X	'0'= not protected '1'= protected	Only partial address space was erased due to existing write protected blocks.	C
Lock/Unlock cmd failed	R2	X	'0'= no error '1'= error	Sequence or password errors during card lock/unlock operation.	C
Card is locked	R2	S X	'0' = card is not locked '1' = card is locked	Card is locked by a user password.	A
Erase reset	R1 R2	S R	'0'= cleared '1'= set	An erase sequence was cleared before executing because an out of erase sequence command was received	C
In Idle state	R1 R2	S R	0 = Card is ready 1 = Card is in idle state	The card enters the idle state after power up or reset command. It will exit this state and become ready upon completion of its initialization procedures.	A

**Table 7-6: SPI Mode Status Bits****1) Type:**

E: Error bit.

S: State bit.

R: Detected and set for the actual command response.

X: Detected and set during command execution. The host can get the status by issuing a command with R1 response.

**2) Clear Condition:**

A: According to the current state of the card.

C: Clear by read

**7.4 Card Registers**

In SPI mode, only the RCA register is not accessible. Formats of other registers are identical to the formats in the SD mode.

## 7.5 SPI Bus Timing Diagrams

All timing diagrams use the following schematics and abbreviations:

H	Signal is high (logical '1')
L	Signal is low (logical '0')
X	Don't care
Z	High impedance state ( $\rightarrow = 1$ )
*	Repeater
Busy	Busy Token
Command	Command token
Response	Response token
Data block	Data token

All timing values are defined in Table 7-7. The host shall keep the clock running for at least  $N_{CR}$  clock cycles after receiving the card response. This restriction applies to both command and data response tokens.

## 7.5.1 Command/Response

### 7.5.1.1 Host Command to Card Response - Card is ready

The following timing diagram describes the basic command response (no data) SPI transaction.




Figure 7-14: Basic Command Response

### 7.5.1.2 Host Command to Card Response - card is busy

The following timing diagram describes the command-response transaction with the R1b response (e.g. SET\_WRITE\_PROT and ERASE). When the card is signalling busy, the host may deselect it (by raising the CS) at any time. The card will release the DataOut line one clock after the CS goes high. To check if the card is still busy, it needs to be reselected by asserting (set to low) the CS signal. The card will resume busy signal (pulling DataOut low) one clock after the falling edge of CS.




Figure 7-15: Command Response with Busy Indication (R1b)

### 7.5.1.3 Card Response to Host Command




Figure 7-16: Timing between Card Response to new Host Command

## 7.5.2 Data Read

### 7.5.2.1 Timing of Single Block Read Operation

The following timing diagram describes all single-block read operations with the exception of SEND\_CSD and SEND\_CID commands.




Figure 7-17: Read Single Block Operations - Bus Timing

### 7.5.2.2 Stop Transmission Timing of Multiple Block Read Operation

The following table describes Stop transmission operation in case of Multiple Block Read.

Clock cycle between read data blocks are defined by NAC (Not shown in Figure 7-18).

To avoid conflict between CMD12 response and next data block, timing of CMD12 should be controlled as follows.

- (1) SPI host should issue CMD12 at the timing that end bit of CMD12 and end bit of data block is overlapped.
- (2) If (1) is not possible, SPI host should wait to receive a token (Start Block Token or Data Error Token), and then issue CMD12 after one clock cycle from the token.

After the last block is read in case of (2), the host receives Data Error Token by out of range error. However, the data block before Data Error Token can be considered as valid if it is received successfully.




Figure 7-18: Stop Transmission in Read Multiple Block

### 7.5.2.3 Reading the CSD or CID register

The following timing diagram describes the SEND\_CSD and SEND\_CID command bus transactions. The timeout values for the response and the data block are N<sub>CR</sub> and N<sub>CX</sub> respectively (Since the N<sub>AC</sub> is still unknown).




Figure 7-19: Read CSD/CID - Bus Timing



### 7.5.3 Data Write

#### 7.5.3.1 Timing of Multiple Block Write Operation

The host may deselect a card (by raising the CS) at any time during the card busy period (refer to the given timing diagram). The card will release the DataOut line one clock after the CS goes high. To check if the card is still busy, it needs to be reselected by asserting (set to low) the CS signal. The card will resume busy signal (pulling DataOut low) one clock after the falling edge of CS.





Figure 7-20: Write Operation - Bus Timing

#### 7.5.3.2 Stop Transmission Timing of Multiple Block Write Operation

The following figure describes stop transmission operation in Multiple Block Write transfer. Error occurrence after the last data response token is indicated in the response of the next command.



(1) The Busy may appear within NBR clocks after the Stop Tran Token. If there is no Busy signal, the host may continue to the next command.

Figure 7-21: Stop Transmission in Write Multiple Block

## 7.5.4 Timing Values

Parameter	Min	Max	Unit
N <sub>CS</sub>	0	-	8 clock cycles
N <sub>CR</sub>	1	8	8 clock cycles
N <sub>RC</sub>	1	-	8 clock cycles
N <sub>AC</sub> <sup>1</sup>	1	spec. in the CSD	8 clock cycles
N <sub>WR</sub>	1	-	8 clock cycles
N <sub>EC</sub>	0	-	8 clock cycles
N <sub>DS</sub>	0	-	8 clock cycles
N <sub>BR</sub>	0	1	8 clock cycles
N <sub>CX</sub>	0	8	8 clock cycles

- 1) The maximum read access time for a Standard Capacity SD Memory Card shall be calculated by host as follows:  
$$N_{ac(max)} = 100 ((TAAC * f_{pp}) + (100 * NSAC)) ;$$
  
f<sub>pp</sub> is the interface clock rate and TAAC & NSAC are given in the CSD (Chapter 5.3).  
In case of SDHC and SDXC Cards, a fixed value (100 ms) shall be used for the maximum read access time.  
Details of read, write and erase timeout are described in 4.6.2

**Table 7-7: Timing Values**

## 7.6 SPI Electrical Interface

The electrical interface is identical to SD mode with the exception of the programmable card output drivers option, which is not supported in SPI mode.

## 7.7 SPI Bus Operating Conditions

Bus operating conditions are identical to SD mode

## 7.8 Bus Timing

Bus timing is identical to SD mode. The timing of the CS signal is the same as any other card input.

## 8. Sections Effective to SD I/F Mode and UHS-II Mode

Table 8-1 shows the relation of Sections in this document that is effective to Legacy SD I/F mode and UHS-II mode.

Section	Title	SD I/F	UHS-II
1.	General Description	Yes	Yes
2.	System Features	Yes	Yes
3.	SD Memory Card System Concept	Yes	Yes
3.1	Read-Write Property	Yes	Yes
3.2	Supply Voltage	Yes	Yes
3.3	Card Capacity	Yes	Yes
3.3.1	User Area and Protected Area	Yes	Yes
3.3.2	Card Capacity Classification	Yes	Yes
3.4	Speed Class	Yes	Yes
3.5	Bus Topology	Yes	Yes
3.5.1	SD Bus	Yes	
3.5.2	SPI Bus	Yes	
3.5.3	UHS-II Bus		Yes
3.6	Bus Protocol	Yes	
3.6.1	SD Bus Protocol	Yes	
3.6.2	SPI Bus Protocol	Yes	
3.6.3	UHS-II Bus Protocol		Yes
3.7	SD Memory Card—Pins and Registers	Yes	Yes
3.7.1	SD Bus Pin Assignment	Yes	
3.7.2	UHS-II Pin Assignment		Yes
3.8	ROM Card	Yes	Yes
3.9	Ultra High Speed Phase I (UHS-I) Card	Yes	
3.10	Ultra High Speed Phase II (UHS-II) Card		Yes
4.	SD Memory Card Functional Description	Yes	Yes
4.1	General	Yes	Yes
4.2	Card Identification Mode	Yes	Yes
4.2.1	Card Reset	Yes	Yes
4.2.2	Operating Condition Validation	Yes	
4.2.3	Card Initialization and Identification Process	Yes	
4.2.3.1	Initialization Command (ACMD41)	Yes	Yes
4.2.4	Bus Signal Voltage Switch Sequence	Yes	
4.3	Data Transfer Mode	Yes	
4.3.1	Wide Bus Selection/Deselection	Yes	
4.3.2	2 GByte Card	Yes	
4.3.3	Data Read	Yes	Yes
4.3.4	Data Write	Yes	Yes
4.3.5	Erase	Yes	Yes
4.3.6	Write Protect Management	Yes	

**Physical Layer Specification Version 4.00**

4.3.7	Card Lock/Unlock Operation	Yes	Yes
4.3.7.4	Relation Between ACMD6 and Lock/Unlock State	Yes	
4.3.7.5	Commands Accepted for Locked Card	Yes	Yes
4.3.7.6	Two Types of Lock/Unlock Card	Yes	Yes
4.3.8	Content Protection	Yes	Yes
4.3.9	Application-Specific Commands	Yes	
4.3.10	Switch Function Command	Yes	Yes
4.3.11	High-Speed Mode (25 MB/sec interface speed)	Yes	
4.3.12	Command System	Yes	Yes
4.3.13	Send Interface Condition Command (CMD8)	Yes	Yes
4.3.14	Command Functional Difference in Card Capacity Types	Yes	Yes
4.4	Clock Control	Yes	
4.5	Cyclic Redundancy Code (CRC)	Yes	Yes
4.6	Error Conditions	Yes	Yes
4.6.1	CRC and Illegal Command	Yes	
4.6.2	Read, Write and Erase Timeout Conditions	Yes	Yes
4.7	Commands	Yes	Yes
4.7.1	Command Types	Yes	Yes
4.7.2	Command Format	Yes	Yes
4.7.3	Command Classes	Yes	Yes
4.7.4	Detailed Command Description	Yes	Yes
4.7.5	Difference of SD Commands Definition in UHS-II		Yes
4.8	Card State Transition Table	Yes	Yes
4.9	Responses	Yes	Yes
4.10	Two Status Information of SD Memory Card	Yes	Yes
4.11	Memory Array Partitioning	Yes	Yes
4.12	Timings	Yes	
4.13	Speed Class Specification	Yes	Yes
4.14	Erase Timeout Calculation	Yes	Yes
4.15	Set Block Count Command	Yes	
5.	Card Registers	Yes	Yes
5.1	OCR register	Yes	Yes
5.2	CID register	Yes	Yes
5.3	CSD Register	Yes	Yes
5.3.1	CSD_STRUCTURE	Yes	Yes
5.3.2	CSD Register (CSD Version 1.0)	Yes	
5.3.3	CSD Register (CSD Version 2.0)	Yes	Yes
5.4	RCA register	Yes	Yes
5.5	DSR register (Optional)	Yes	Yes
5.6	SCR register	Yes	Yes
6.	SD Memory Card Hardware Interface	Yes	
6.1	Hot Insertion and Removal	Yes	
6.2	Card Detection (Insertion/Removal)	Yes	
6.3	Power Protection (Insertion/Removal)	Yes	Yes
6.4.1	Power Up Sequence for SD Bus Interface	Yes	

6.4.2	Power Up Sequence for UHS-II Interface		Yes
6.5	Programmable Card Output Driver (3.3V Single End)	Yes	
6.6	Bus Operating Conditions for 3.3V Signaling	Yes	
6.6.1	Threshold Level for High Voltage Range	Yes	Yes
6.6.2	Peak Voltage and Leakage Current	Yes	
6.6.3	Current Consumption	Yes	Yes
6.6.4	Bus signal line load	Yes	
6.6.5	Bus Signal Levels	Yes	
6.6.6	Bus Timing (Default)	Yes	
6.6.7	Bus Timing (High-Speed Mode)	Yes	
6.7	Driver Strength and Bus Timing for 1.8V Signaling	Yes	
6.8	Electrical Static Discharge (ESD) Requirement	Yes	Yes
7.	SPI Mode	Yes	
8.	Sections Effective to SD I/F Mode and UHS-II Mode	Yes	Yes
A.1	Related Documentation	Yes	Yes
B.1	Terminology	Yes	Yes
B.2	Abbreviations	Yes	Yes
D.1	UHS-I Tuning Procedure	Yes	
C.1	Internal Clock Delay Method	Yes	
E.1	Decoupling Capacitor Connected to Power Line	Yes	Yes
E.2	Decoupling Capacitors	Yes	Yes

**Table 8-1 : 1. Sections Effective to SD I/F Mode and UHS-II Mode**

## **Appendix A (Normative) : Reference**

### **A.1 Related Documentation**

- Part 1 UHS-II Addendum Version 1.00 (Will be released together with this document)
- Part 1 Standard Size SD Card Mechanical Addendum Version 4.00 (Will be released later)
- Part 1 miniSD Memory Card Addendum Version 2.01
- Part 1 microSD Memory Card Addendum Version 4.00 (Will be released later)
- Part 2 File System Specification Version 3.00
- Part 3 Security Specification Version 3.00
- Part H2 Host Implementation Guideline Version 1.00
- Part H2 Speed Class Implementation Guideline Version 1.00

## Appendix B (Normative) : Special Terms

### B.1 Terminology

block	A number of bytes, basic data transfer unit
broadcast	A command sent to all cards on the SD bus
Blocklen	Block Length set by CMD16
Distributed	A signal path between host and card which has a distributed system effects. As described in transmission line theory.
Flash	A type of multiple time programmable non volatile memory
Fixed Data Window	There is an overlapped area of valid data window for all delay variation.
group	A number of sectors, composite erase and write protect unit
Lumped	A signal path between host and card which is considerably small compared to the signal rise time. It is considered as "lumped" system
open-drain	A logical interface operation mode. An external resistor or current source is used to pull the interface level to HIGH, the internal transistor pushes it to LOW
payload	Net data
push-pull	A logical interface operation mode, a complementary pair of transistors is used to push the interface level to HIGH or LOW
sector	A number of blocks, basic erase unit
Speed Class	Minimum performance defined in Default and High Speed Modes
Speed Grade	Minimum performance defined in UHS-I
stuff bit	Filling bits to ensure fixed length frames for commands and responses
three-state driver	A driver stage which has three output driver states: HIGH, LOW and high impedance (which means that the interface does not have any influence on the interface level)
token	Code word representing a command
Tuning	Host adjusts sampling clock by Send Tuning Block Command.
Variable Data Window	An overlapped area of valid data window is not available or too small for all Process, Voltage and Temperature variations.

### B.2 Abbreviations

ACMD6	Set bus width command
ACMD41	Initialization command
AU	Allocation Unit
CID	Card IDentification number register
CLK	clock signal
CMD	command line or SD bus command (if extended CMDXX)
CRC	Cyclic Redundancy Check
CSD	Card Specific Data register
CMD0	Reset command
CMD8	Voltage check command
CMD6	Switch command used for selecting one of UHS-I modes
CMD11	Voltage switch command to change signaling level 3.3V to 1.8V.
CMD19	A new command for sending tuning block
DAT or DAT[3:0]	4-bit data line of SD bus
DDR	Double data rate signaling
DDR50	One of UHS modes with double data rate. Up to 50MB/sec at 50MHz
DS	Default Speed Mode
DSR	Driver Stage Register

**Physical Layer Specification Version 4.00**

ECC	Error Correction Code
eSD	Embedded SD Memory Device defined by Part 1 eSD Addendum
ESL	Equivalent Series Inductance
ESR	Equivalent Series Resistance
FD156	UHS-II Full Duplex mode with data transfer rate up to 156MB/s
HD312	UHS-II Half Duplex with 2 Lanes mode with data transfer rate up to 312MB/s
Host-SDR-FD	One of host types with SDR signaling, fixed-delay (can't use tuning)
Host-SDR-VD	One of host types with SDR signaling, variable-delay (can use tuning)
Host-DDR	One of host types with DDR signaling
HS	High Speed Mode
LOW, HIGH	Binary interface states with defined assignment to a voltage level
MSB, LSB	The Most Significant Bit or Least Significant Bit
MLCC	Multi-Layer Ceramic Capacitor
MTP	Multiple Time Programmable memory
N <sub>ERASE</sub>	The recommended numbers of AUs to be erased in one erase operation.
T <sub>ERASE</sub>	Timeout value used for erasing multiple AU's as specified by ERASE_SIZE.
T <sub>OFFSET</sub>	Offset time used for calculating erase timeout.
NSAC	Defines the worst case for the clock rate dependent factor of the data access time
OCR	Operation Conditions Register
OTP	One Time Programmable memory
P <sub>w</sub>	Performance of Write
P <sub>m</sub>	Performance of Move
P <sub>r</sub>	Performance of Read
PDN	Power Delivery Network
RCA	Relative Card Address register
ROM	Read Only Memory
RU	Recording Unit
SDCLK	Clock line of SD bus
S18R	Switching to 1.8V Request in ACMD41 argument
S18A	Switching to 1.8V Accepted in ACMD41 response
SPI	Serial Peripheral Interface
TAAC	Defines the time dependent factor of the data access time
tag	Marker used to select groups or sector to erase
TBD	To Be Determined (in the future)
T <sub>fw</sub>	FAT write time
T <sub>fr</sub>	FAT read time
t <sub>ODLY</sub>	Output Delay from SDCLK under all delay parameters condition.
UHS	Ultra High Speed
UI	Unit Interval is one bit nominal time, SDCLK nominal period.
SD Bus I/F	Interface using contact pin numbers 1 to 9.
SDR	Single data rate signaling
SDR12	One of UHS-I modes with single data rate. Up to 12.5MB/sec at 25MHz
SDR25	One of UHS-I modes with single data rate. Up to 25MB/sec at 50MHz
SDR50	One of UHS-I modes with single data rate. Up to 50MB/sec at 100MHz
SDR104	One of UHS-I modes with single data rate. Up to 104MB/sec at 208MHz
UHS50	One of UHS-I Card Types supporting SDR50
UHS104	One of UHS-I Card Types supporting SDR104
UHS156	UHS-II Generation 1 Card Type supporting FD156 and HD312 (Optional)
UHS-II I/F	Interface using contact pin numbers 7 to 8 and 10 to 17.
VCA	Card accepted voltage range
VHS	Host supplied voltage range
V <sub>DD</sub>	+ power supply of non UHS-II Card



**Physical Layer Specification Version 4.00**

---

$V_{DD1}$	3.3V range power supply for UHS-II Card (First row)
$V_{DD2}$	1.8V range power supply for UHS-II Card (Second row)
$V_{SS}$	Power supply ground
X5R/X7R	Symbol for dielectric material of capacitors

## Appendix C (Informative) : Examples for Fixed Delay UHS-I Host Design

### C.1 Internal Clock Delay Method

Sampling clock is created by internal clock by using DLL or delay lines.




Figure C- 1 : Delayed Internal Clock Method

#### C.1.1 Creation of Loopback Clock

Figure C- 2 shows an example implementation of loopback clock. It is suitable for fixed output delay timing. Though, host designer need to be aware of excessive EMI because of Additional routed CLK trace. Host requires additional two pins. It is possible to adjust setup and hold time of receiver flip-flop by inserting delay line, R, C or using DLL.




Figure C- 2 : Loopback Clock Method

## **Appendix D : UHS-I Tuning Procedure**

### **D.1 UHS-I Tuning Procedure**

Tuning refers to the process of finding the optimal sampling point in the host. Once the SD card has been transferred from default Speed to SDR104 mode, the tuning procedure begins. The tuning procedure scans the UI (Unit Interval), for the best sampling point.

Host sampling point Tuning:

1. The host resets Sampling Control Block.
2. The host issues the Send Tuning Block command to read tuning block.
3. The card sends Tuning block as read data. The host receives it and compares with a known tuning block pattern.
4. The host increments the Sampling Control Block by one step.
5. The host sends a read command for the next tuning block.

Repeat steps 3 to 5 above to cover full UI.

After covering the entire UI, the host is able to identify the available valid window. The host sets the Sampling Control Block to center of the valid window. Read / Write operation can be started after host sampling point tuning has been completed.

## Appendix E : Host Power Delivery Network (PDN) Design Guide

In general it is recommended to allocate decoupling capacitors on the VDD1 and VDD2 domains at Host to form its PDN. There are two main purposes for allocation of the capacitors:

1. Maintain stable power supplies during hot insertion.
2. Maintain stable power supplies and deliver current during device operation.

### E.1 Supporting Hot Insertion

Hot insertion of SD card generates voltage drop on host power line due to decoupling capacitors in the card. The voltage drop may influence on other devices in the host that shares the same power line. This appendix provides a method of reducing the voltage drop for a Hot Insertion supported host. **Implementing other methods** such as using Current Limit Circuit is also **legitimate solution**.




Figure E- 1 : Capacitance Connected to Power Line

Figure E- 1 shows a typical configuration of capacitors in host and card. In case of UHS-II card, decoupling capacitors are connected between VDD1, VDD2 and VSS. (In case of non UHS-II card, VDD1 is considered as VDD and VDD2 is not implemented.) The maximum capacitance of the decoupling capacitors in the SD Card is defined as  $C_{C1}=5\mu\text{F}$  for VDD1 (VDD),  $C_{C2}=2\mu\text{F}$  for VDD2. Decoupling capacitors  $C_{hi1}$  and  $C_{hi2}$  are used to reduce voltage drop when the card is hot inserted (the subscripts "hi" in  $C_{hi1}$  and  $C_{hi2}$  is notation for "hot insertion") and are **preferred** to be located as close as possible to the **Card's** socket. Before the card is connected to the Host, capacitors  $C_{hi1}$  and  $C_{hi2}$  are fully charged with voltages of VDD1 and VDD2 accordingly, while  $C_{C1}$  and  $C_{C2}$  are **discharged**. When the card is just connected to the host, the card behaves as a short circuit for a short period of time and current flows from  $C_{hi1}$  and  $C_{hi2}$  to  $C_{C1}$  and  $C_{C2}$  until the voltage of  $C_{hi1}$  **and  $C_{C1}$  became equal** and voltage of  $C_{hi2}$  **and  $C_{C2}$  became equal**. In this case, as energy charged in  $C_{hi1}$  and  $C_{hi2}$  is moved to  $C_{C1}$  and  $C_{C2}$  **accordingly**, the voltage is dropped from VDD1 and VDD2 **for some period of time**. These drop voltages are defined as  $V_{drop1}$  and  $V_{drop2}$  herein. **Then all capacitors are charged again by Host power supplies and voltage returns to normal** to VDD1 and VDD2.

The currents from  $C_{hi1}$  to  $C_{C1}$  and  $C_{hi2}$  to  $C_{C2}$  are calculated as follows:

$$I_{VDD} = C \frac{dV}{dt}$$

$$I_{VDD1} = C_{hi1} \frac{V_{drop1}}{dt} = C_{C1} \frac{VDD1 - V_{drop1}}{dt}$$

$$I_{VDD2} = C_{hi2} \frac{V_{drop2}}{dt} = C_{C2} \frac{VDD2 - V_{drop2}}{dt}$$

Decoupling capacitors  $C_{hi1}$  and  $C_{hi2}$  are calculated as follows:

$$C_{hi1} = C_{C1} \frac{VDD1 - V_{drop1}}{V_{drop1}}, \quad C_{hi2} = C_{C2} \frac{VDD2 - V_{drop2}}{V_{drop2}}$$

Table E- 1 shows the example of  $C_{hi1}$  and  $C_{hi2}$  capacitors for maximum 10% voltage drop:

	$C_C$	$V_{drop}$	$C_{hi1}, C_{hi2}$ (calculated)	$C_{hi1}, C_{hi2}$ (recommended)
VDD1	5uF	10%	45uF	47uF
VDD2	2uF	10%	18uF	22uF

**Table E- 1 : Example of  $C_{hi1}$  and  $C_{hi2}$  values**

Note1: Host may **choose** different voltage drop **value**. In this case the values of  $C_{hi1}$  and  $C_{hi2}$  should be calculated according to the equations above.

Note2: Different voltage drop **values** may be chosen for VDD1 and VDD2 at the same Host.

Note3: When selecting specific capacitor the Host designer need to take into account that practical capacitor have degradation of capacitance value, depends on several parameters.

## E.2 Decoupling Capacitors




Figure E- 2 : Recommended power delivery

The purpose of the 4.7µF capacitor is to support for low speed surge current. The 100nF capacitor in parallel with 4.7µF is for high speed surge currents. Both capacitors act as noise filtering as well. Physical location of capacitors should be as close as possible to SD socket VDD and VSS pins. The smaller capacitor should be located closer to the socket.

The power switch used mainly to perform powering and power re-cycle for SD card. The 47µF is mainly uses as charging aid for 4.7µF capacitor when switch LDO output is supplied to the card. To reduce to minimum the drop on the 3 Volt rail, the 47µF acts as intermediate reservoir to charge the 4.7µF capacitor. The power switch when not connected to the 3 Volt rail is grounded. Ground connection will discharge fast and reliable the residual voltage on the VDD line. This ensures a reliable power re-cycles. However, when switch connects the card power line to ground, act as short circuit, discharge of full charged the 4.7µF capacitor causes large inrush current.

Note: This section is the recommendation for products comply with prior to the Physical Layer Version 4.00.

### E.3 UHS-II Host Decoupling Capacitors

In general, it is recommended that Host is designed to supply maximal possible instantaneous currents to the Device. Targeting the optimal Host PDN (as described in this Appendix) provides convenient environmental conditions for Device design and contributes to proper Device functionality. A simple way to design such a PDN is by allocation of decoupling capacitors between VDD and VSS on the Host (all recommendations herein are valid for both VDD1 and VDD2 domains).




Figure E- 3 : General UHS-II Host Decoupling Capacitors

Instantaneous currents of device may be divided into two ranges:

- High Frequency Currents - UHS-II Addendum Section 4.3.7 defines mandatory  $C_{H1}$ ,  $C_{H2}$  which are 1 $\mu$ F (minimum) decoupling capacitors for both VDD1 and VDD2 domains accordingly. Those capacitors provide low impedance path and decoupling for high frequency current. To maintain the Host power delivery network unaffected by internal Device high frequency instantaneous currents, and the CM noise caused, it is very important that the  $C_{H1}$ ,  $C_{H2}$  capacitors are located adjacent to the socket VDD1, VDD2 and VSS pins. Otherwise Host interoperability issues may be expected. In Figure E- 3,  $C_a$  represents the high frequency currents decoupling.  
Note: It is recommended to use 1 $\mu$ F or more capacitor that has high frequency characteristics similar to a typical 100nF capacitor...
- Low Frequency Currents - UHS-II Addendum Section 4.3.7 does not mandate any Host implementation, except for placing  $C_{H1}$ ,  $C_{H2}$  capacitors. Total Host power supply circuit and power coupling impedance is dependent on specific Host design, no specific requirement in UHS-II PHY specification. Nevertheless, Host designer is responsible to verify that the voltage drop caused by the maximal possible current consumption won't cause violation of VDD1 and VDD2 range (minimum or maximum) as defined in UHS-II Addendum Table 4-2.

It is recommended to consider two aspects for the PDN of the Host for low frequency current decoupling:

- Power Supply Circuit  
From the card, Host Power supply circuit is expected to have low equivalent impedance inside its Bandwidth (BW). The Power supply circuit is responsible to provide the Device current consumption inside its BW. Outside its BW the power supply circuit is expected to have high impedance and so won't be able to provide current to the Device.
- Low Frequency Decoupling Capacitor  
Usually frequency characteristics of power supply circuit is relatively not too high (below 100KHz, for typical design techniques) and so it is recommended to use low frequency decoupling implemented by suitable capacitor. Such a capacitor should have low impedance starting at power circuit BW. It is recommended to use 4.7 $\mu$ F such as MLCC X5R/X7R capacitor type with low ESR and ESL to provide Host decoupling at low frequencies. Decoupling capacitor for low frequencies usually will have larger package (0603, 0805, ...). It is reasonable to assume that it won't be located adjacent to the socket pins, and so is expected to have some serial inductance over the Host PDN route. In Figure E- 3,  $C_b$  represents the low frequency decoupling capacitor.

Table E- 2 summarizes one possible decoupling configuration for UHS-II Host:

	$C_a$	$C_b$	Comment
VDD1	1uF	4.7uF	If hot insertion supported $C_{hi1}$ may be used as $C_b$
VDD2	1uF	4.7uF	If hot insertion supported $C_{hi2}$ may be used as $C_b$

**Table E- 2 : Example of decoupling configuration for UHS-II Host**

Note 1: If Host implements large capacitor for Hot insertion (e.g. 47uF or 22uF), this capacitor usually will have an effect similar to the one of the 4.7uF, recommended above.

Note 2: All the description in this Appendix E is just a recommendation for one possible implementation, it is meant to guide Host designer with considerations about Host PDN structure. The Specific Design of Host PDN is responsibility of the Host designer.