CIS501 – Computer Architecture	Extra Practice Solutions
Prof. Martin	2011

Name:

This document contains some extra questions to give you some extra practice on some of the topics we discussed.

1. **Pipelines, Superscalar, and Scheduling I**. Below is the code for calculates the sum of the square of the difference of two arrays. The assembly is a simple RISC-like ISA that uses condition codes for branch outcomes. The BRn instruction means "branch if negative".

```
loop:
      R4, R1, 0 ; R4 \leftarrow Mem[R1+0]
      R5, R2, 0 ; R5 \leftarrow Mem[R2+0]
 SUB R6, R4, R5 ; R6 <- R4 - R5
     R7, R6, R6 ; R7 <- R6 * R6
 MUL
     R3, R3, R7 ; R3 <- R3 + R7
 ADD
 ADD R1, R1, 1 ; R1 <- R1 + 1
     R2, R2, 1 ; R2 <- R2 + 1
 ADD
     RO, RO, 1 ; RO <- RO + 1
 ADD
 CMP
      RO, 20
 BRn loop
```

For the questions below, consider a 5-stage pipeline with a single cycle load-to-use penalty. All other instructions execute in a single cycle. All branches are predicted perfectly. For the superscalar pipelines assume any mix of instructions is allows in a given cycle (for example, no limit on the number of loads per cycle), and because the BRn reads the condition codes set by CMP, BRn and CMP are not allowed to execute in the same cycle.

(a) When executing the above code on a scalar (single-issue) pipeline, how many cycles per loop iteration? What is the CPI?

```
Answer: [3 points] 11 cycles per iteration, CPI = 1.1
```

(b) When executing the above code on a two-way (dual-issue) superscalar pipeline, how many cycles per loop iteration? What is the CPI?

```
Answer: [2 points] 8 cycles per iteration, CPI = .8
```

(c) Reschedule the code to achieve the best CPI on this dual-issue pipeline. Instead of rewriting the code, just fill in the cycle the instruction begins execution in the "\_\_\_" in the code below.

loop:

- \_\_\_ LD R4, R1, 0 ; R4 <- Mem[R1+0]
- \_\_\_ LD R5, R2, 0 ; R5 <- Mem[R2+0]
- \_\_\_\_ SUB R6, R4, R5 ; R6 <- R4 R5
- \_\_\_\_ MUL R7, R6, R6 ; R7 <- R6 \* R6
- \_\_\_\_ ADD R3, R3, R7 ; R3 <- R3 + R7
- \_\_\_\_ ADD R1, R1, 1 ; R1 <- R1 + 1
- \_\_\_\_ ADD R2, R2, 1 ; R2 <- R2 + 1
- \_\_\_\_ ADD R0, R0, 1 ; R0 <- R0 + 1
- \_\_\_\_ CMP R0, 20
- \_\_\_\_ BRn loop

```
Answer: [5 points]
loop:
          R4, R1, 0 ; R4 <- Mem[R1+0]
 _1_ LD
          R5, R2, 0 ; R5 \leftarrow Mem[R2+0]
 _1_ LD
 _3_ SUB R6, R4, R5 ; R6 <- R4 - R5
 _4_ MUL R7, R6, R6 ; R7 <- R6 * R6
 _5_ ADD R3, R3, R7 ; R3 <- R3 + R7
 _2_ ADD R1, R1, 1 ; R1 <- R1 + 1
 _2_ ADD R2, R2, 1 ; R2 <- R2 + 1
 _3_ ADD R0, R0, 1 ; R0 <- R0 + 1
 _5_ CMP R0, 20
 _6_ BRn loop
```

(d) For this rescheduled code, how many cycles per loop iteration? What is the CPI?

Answer: [1 point] 6 cycles per iteration, .6 CPI

### 2. Pipelines, Superscalar, and Scheduling II.

Below is the same code as the previous question, but it has been loop unrolled once (two iterations converting into one):

```
loop:
                  ; R4 <- Mem[R1+0]
 LD
      R4, R1, 0
      R5, R2,
               0 ; R5 <- Mem[R2+0]
 LD
     R6, R4, R5 ; R6 <- R4 - R5
 SUB
      R7, R6,
               R6 ; R7 <- R6 * R6
 MUL
      R3, R3, R7 ; R3 <- R3 + R7
 ADD
      R8, R1,
               1 ; R8 <- Mem[R1+1]
 LD
      R9, R2,
               1 ; R9 \leftarrow Mem[R2+1]
 LD
      R10, R8, R9 ; R10 <- R8 - R9
 SUB
 MUL
      R11, R10, R10 ; R11 <- R10 * R10
           R3,
      R3,
               R11 ; R3 <- R3 + R11
 ADD
 ADD
      R1.
           R1, 2 ; R1 \leftarrow R1 + 2
     R2, R2, 2 ; R2 \leftarrow R2 + 2
 ADD
      R0, R0, 2 ; R0 < -R0 + 2
 ADD
 CMP
      RO, 20
 BRn loop
```

(a) When executing the above code on a two-way (dual-issue) superscalar pipeline, how many cycles per loop iteration? What is the CPI?

```
Answer: [2 points] 13 cycles per iteration, .86 CPI
```

(b) Assume for a moment you have an infinite-issue width processor (it can execute an unbounded number if independent instructions per cycle). What is the best cycles per loop and CPI possible?

```
Answer: [2 points] 7 cycles per iteration, .46 CPI
```

(c) What is the minimum superscalar issue width necessary to achieve this best-case CPI?

```
Answer: [1 points] 3-wide
```

(d) Show the rescheduled code that achieves the above best-base CPI. Instead of rewriting the code, just fill in the cycle the instruction begins execution in the "\_\_\_\_" in the code below.

loop:

- \_\_\_ LD R4, R1, 0 ; R4 <- Mem[R1+0]
- \_\_\_ LD R5, R2, 0 ; R5 <- Mem[R2+0]
- \_\_\_ SUB R6, R4, R5 ; R6 <- R4 R5
- \_\_\_\_ MUL R7, R6, R6 ; R7 <- R6 \* R6
- \_\_\_\_ ADD R3, R3, R7 ; R3 <- R3 + R7
- \_\_\_ LD R8, R1, 1 ; R8 <- Mem[R1+1]
- \_\_\_ LD R9, R2, 1 ; R9 <- Mem[R2+1]
- \_\_\_ SUB R10, R8, R9 ; R10 <- R8 R9
- \_\_\_\_ MUL R11, R10, R10 ; R11 <- R10 \* R10
- \_\_\_\_ ADD R3, R3, R11 ; R3 <- R3 + R11
- \_\_\_\_ ADD R1, R1, 2 ; R1 <- R1 + 2
- \_\_\_\_ ADD R2, R2, 2 ; R2 <- R2 + 2
- \_\_\_\_ ADD R0, R0, 2 ; R0 <- R0 + 2
- \_\_\_\_ CMP R0, 20
- \_\_\_\_ BRn loop

```
Answer: [5 points]
```

#### loop:

- \_1\_ LD R4, R1, 0 ; R4 <- Mem[R1+0]
- \_1\_ LD R5, R2, 0 ; R5 <- Mem[R2+0]
- \_3\_ SUB R6, R4, R5 ; R6 <- R4 R5
- $_{4}$  MUL R7, R6, R6 ; R7 <- R6 \* R6
- \_5\_ ADD R3, R3, R7 ; R3 <- R3 + R7
- \_2\_ LD R8, R1, 1 ; R8 <- Mem[R1+1]
- \_2\_ LD R9, R2, 1 ; R9 <- Mem[R2+1]
- \_4\_ SUB R10, R8, R9 ; R10 <- R8 R9
- \_5\_ MUL R11, R10, R10 ; R11 <- R10 \* R10
- \_6\_ ADD R3, R3, R11 ; R3 <- R3 + R11
- \_1\_ ADD R1, R1, 2 ; R1 <- R1 + 2
- \_2\_ ADD R2, R2, 2 ; R2 <- R2 + 2
- \_3\_ ADD R0, R0, 2 ; R0 <- R0 + 2
- \_6\_ CMP R0, 20
- \_7\_ BRn loop

To help you understand the operation of caches, the following questions give the current state of the caches and memory and a single byte-sized memory operation (load or store). That is, all addresses are are byte-granularity addresses.

Your task is to show us how the cache(s) and memory change when the instruction provided (load or store) is executed by crossing out the part that changed, and filling in what changed (for example, bring in the data block on a cache miss, set the tag, adjust the dirty bit, switch the LRU bit, write a dirty block back to memory, etc.).

For loads, also **circle the byte loaded by the instruction**. For stores, we supply both an address and a byte value to be written. Place that value into the cache, and **circle that byte as well**.

#### Each of the questions is independent (that is, what happened in the previous question has no impact on the next question).

All the caches are write-back, write-allocate caches. The block size in all cases is four bytes. As the size of the cache in the examples is larger than what we can fit on the paper, only the entries for the blocks in question are shown.

All of the addresses are given in binary (one bit per digit). To save space, all of the data values are given as hex values (4 bits per digit).

- For the single-core caches, a block can be in one of the following states:
  - **−** ℂ (*Clean*)
  - **-** □ (*Dirty*)
- For the set associative caches, if the *LRU* (least-recently used) field is either 0 (indicating that *Way 0* is has the LRU block) or 1 (indicating that *Way 1* has the LRU block).
- For the multi-core cache examples, it uses an MSI protocol where each block in the cache can be:
  - I (*Invalid*)
  - S (Shared, which is read-only and clean)
  - **–** M (*Modified*, which is read-write and dirty)

The memory also contains a state for each block:

- I (*Idle*, which indicates no cores are caching the block)
- S (Shared, which indicates at least one core is sharing the block and the memory is up to date)
- M (Modified, which indicates one and only one core is caching the block in the Modified state; the memory is not necessarily up to date)

In addition to the state, the memory has a *Sharers* field for tracking with processors (if any) are caching a particular block.

# 3. Direct Mapped Caches I [3 points]

load 1101010111010110

	— Cache —						
			Da	nta			
Index	Tag	0.0	01	10	11	State	
:	÷	:	:	:	:	:	
0101110101	1101	BD	FE	[AB]	DE	D	
:	:	:	:	:	÷	:	
1101011101	0101	CD	CA	CC	СВ	С	
:	:	:	:	:	:	:	

	— Memory —						
		Da	ta				
Address	00	01	10	11			
<b>:</b>	:	:	:	:			
01010101110101xx	BB	BE	AE	FE			
:	:	:	:	:			
01011101011101xx	CD	CA	CC	СВ			
:	:	:	• •	:			
11010101110101xx	DE	DC	DD	DF			
:	:	:	•••	:			
11011101011101xx	AD	BA	BE	CD			
:	:	:	:	:			

# 4. Direct Mapped Caches II [3 points]

store 0101110101110101 <- FF

	— Cache —						
			Da	nta			
Index	Tag	0.0	01	10	11	State	
:	:	:	:	:	÷	:	
0101110101	1101	BD	FE	AB	DE	D	
:	:	:	:	:	÷	:	
1101011101	0101	CD	CA FF	CC	СВ	lt D	
•			•	•			

	— Memory —							
		Data						
Address	0.0	01	10	11				
:	:	:	:	:				
01010101110101xx	BB	BE	AE	FE				
:	:	:	:	:				
01011101011101xx	CD	CA	CC	СВ				
:	:	:	:	:				
11010101110101xx	DE	DC	DD	DF				
:	:	:	:	:				
11011101011101xx	AD	BA	BE	CD				
:	:	:	:	:				

# 5. Direct Mapped Caches III [3 points]

load 0101010111010110

	— Cache —							
			Da	ata				
Index	Tag	0.0	01	10	11	State		
:	÷	:	:	:	:			
0101110101	1/1/1/1 0101	∄∄ BB	₽Æ BE	AB [AE]	DE FE	Æ C		
:	÷	:	:	:	:	:		
1101011101	0101	CD	CA	CC	СВ	С		
:	:	:	•	:	•			

	— Memory —						
		Data					
Address	0.0	01	10	11			
<b>:</b>	:	:	:	:			
01010101110101xx	BB	BE	[AE]	FE			
:	:	÷	÷	÷			
01011101011101xx	CD	CA	CC	СВ			
÷	:	÷	:	:			
11010101110101xx	MA BD	DA FE	Mt AB	<i>t/f</i> / <b>D</b> E			
÷	:	:	:	:			
110111010111101xx	AD	BA	BE	CD			
:	:	:	:	:			

# 6. Direct Mapped Caches IV [3 points]

store 1101110101110101 <- FF

	— Cache —							
			Da	nta				
Index	Tag	0.0	01	10	11	State		
:	:	:	:	:	:	:		
0101110101	1101	BD	FE	AB	DE	D		
:	:	:	:	:	:	:		
1101011101	0101	だけ AD	CA [FF]	ŒŒ BE	KB CD	Æ D		

	— Memory —					
		Da	ita			
Address	00	01	10	11		
<b>:</b>	:	:	:	:		
01010101110101xx	BB	BE	AE	FE		
<b>:</b>	:	:	÷	:		
01011101011101xx	CD	CA	CC	СВ		
:	:	:	:	:		
11010101110101xx	DE	DC	DD	DF		
:	:	:	:	:		
11011101011101xx	AD	BA	BE	CD		
:	:	:	:	:		

# 7. Set Associative Caches I [3 points]

load 11011110101010000

		Way 0				
Index		Data				
	Tag	0.0	01	10	11	State
:	i :	:	:	:	:	:
101010100	01011	AB	BD	EF	FA	С

-	— Cache —						
		LRU					
-							
		:					
		10					

Way 1							
		Data					
Tag	0.0	01	10	11	State		
i i	:	i	:	:	:		
11011	[BD]	BC	FE	DF	D		
:	•••	•	:	•	:		

	— Memory —						
		Da	ta				
Address	0.0	01	10	11			
÷	:	:	:	:			
01011101010100xx	AB	BD	EF	FA			
÷	:	:	:	:			
10101101010100xx	CC	DD	FB	AD			
÷	:	:	:	:			
11011101010100xx	BF	CA	FE	FC			
÷	:	:	:	÷			

## 8. Set Associative Caches II [3 points]

load 1010110101010010

101010100

Way 0									
		Da	ata						
Tag	0.0	00 01 10 11							
:	:	•	•	•	:				
01011	AB	BD	EF	FA	С				
:	:	:	:	:	:				

## — Cache —

LRU

10

Way 1								
		Data						
Tag	0.0	01	10	11	State			
÷	:	:	:	÷	:			
1/1/1/1/1/1/1/10101	BH CC	₿Æ DD	#超 [FB]	DH AD	Ø C			
:	:	:	:	÷	:			

	<b>J</b>							
	Data							
Address	0.0	01	10	11				
÷	:	:	:	:				
01011101010100xx	AB	BD	EF	FA				
:	:	:	:	:				
10101101010100xx	CC	DD	[FB]	AD				
<b>:</b>	:	:	:	÷				
11011101010100xx	₽₽ BD	KH BC	₽Æ FE	ĦØ DF				
÷	:	:	:	÷				

## 9. Multicore Caches I [3 points]

Processor 0: load 1110010101011010

### — Processor 0's Cache —

### — Processor 1's Cache —

			Data				
Index	Tag	0.0	01	10	11	State	
÷	:	:	:	:	:	:	
0101010110	Ø/1/1/1 <b>1110</b>	AF/CE	## ED	型灯 [DE]	## EC	M S	
÷	:	:	:	:	:	:	
1101010110	0101	FA	BA	CE	AE	S	
:	:	:	:	:	:	÷	

Tag	0.0	01	10	11	State
:	:	:	:	:	:
1101	DE	AD	BE	EF	S
÷	:	:	:	:	:
0101	FA	BA	CE	AE	S
:	:	:	:	:	:

			- J			
		Da	ata			
Address	00	01	10	11	State	Sharers
:	:	:	:	:	•	:
01010101010110xx	がか AF	AM AB	DD EC	ĦĦ EA	MI	P/0 —
<b>:</b>	:	:	:	:	•	:
01011101010110xx	FA	BA	CE	AE	S	P0, P1
<b>:</b>	:	:	:	:	•	:
110101010101110xx	DE	AD	BE	EF	S	P1
:	:	:	:	:	:	:
111001010101110xx	CE	ED	DE	EC	1/S	## <b>P0</b>
:	:	:	:	:	:	:

## 10. Multicore Caches II [3 points]

Processor 1: load 0101010101011000

#### — Processor 0's Cache —

### — Processor 1's Cache —

		Data				
Index	Tag	0.0	01	10	11	State
:	:	:	÷	÷	:	:
0101010110	0101	[AF]	AB	EC	EA	MS
÷	:	:	÷	:	:	
1101010110	0101	FA	BA	CE	AE	S
÷	:	:	÷	:	:	••

Tag	0.0	01	10	11	State
:	:	:	:	:	:
1/1/1/1 0101	D担 [AF]	AD AB	₽₽ EC	∄#/EA	₿S
:	:	:	:	:	:
0101	FA	BA	CE	AE	S
÷	:	:	:	:	:

#### — Memory —

— Memory —							
		Da	ıta				
Address	00	01	10	11	State	Sharers	
:	:	:	:	:	:	:	
01010101010110xx	DD [AF]	AM AB	DD EC	超世 EA	MS	₽Ø P0, P1	
<b>:</b>	÷	:	:	:	•	:	
01011101010110xx	FA	BA	CE	AE	S	P0, P1	
:	:	:	:	:	i	÷	
11010101010110xx	DE	AD	BE	EF	S	P1	
÷	:	:	:	:	:	:	
11100101010110xx	CE	ED	DE	EC	I	_	
÷	:	:	:	:	:	:	

Note that some systems will idle 110101010101010xx and some will not. Both answers were accepted on the homework.

## 11. Multicore Caches III [3 points]

Processor 1: store 0101010101011001 <- FF</pre>

#### — Processor 0's Cache —

#### — Processor 1's Cache —

			Data				
Index	Tag	0.0	01	10	11	State	
÷	:	:	÷	÷	÷	:	
0101010110	0101	AF	AB	EC	EA	ΜI	
÷	:	:	:	:	÷	:	
1101010110	0101	FA	BA	CE	AE	S	
:	:	:	:	:	÷	:	

		Data					
Tag	0.0	01	10	11	State		
:	:	:	:	:	:		
1/1/1/1 0101	## AF	## [ <b>FF</b> ]	₽Ę/EC	∄#/ EA	#/M		
:	:	:	:	:	:		
0101	FA	BA	CE	AE	S		
:	:	:	:	:	:		

#### - Memory -

		Da				
Address	00	01	10	11	State	Sharers
:	:	:	:	:	:	:
01010101010110xx	DD	AA	DD	EE	M	PØ P1
÷	:	:	:	:	:	÷
01011101010110xx	FA	BA	CE	AE	S	P0, P1
÷	:	:	:	:	:	÷
11010101010110xx	DE	AD	BE	EF	S	P1
:	:	:	:	:	:	:
11100101010110xx	CE	ED	DE	EC	I	_
:	:	:	:	:	:	:

Note that some protocols update memory, and some do not. Since the data is going to be dirty immediately, it is cheaper (in terms of memory bandwidth and power) to do what is shown above. However, for the sake of completeness, some protocols choose to update memory at the same time. Both answers were accepted on the homework. In addition, some systems will idle 110101010101010xx and some will not. Both answers were accepted on the homework.

## 12. Multicore Caches IV [3 points]

Processor 0: store 1101010101011010 <- FF

### — Processor 0's Cache —

### — Processor 1's Cache —

			Data				
Index	Tag	0.0	01	10	11	State	
÷	:	:	:	÷	:	:	
0101010110	Ø/1/1/1 <b>1101</b>	AF/DE	AB/AD	比 [FF]	超科 EF	ИM	
÷	:	:	:	:	÷	i	
1101010110	0101	FA	BA	CE	AE	S	
:	:	:	:	:	:	÷	

Tag	0.0	01	10	11	State
:	:	:	:	:	:
1101	DE	AD	BE	EF	\$ I
:	:	:	:	:	:
0101	FA	BA	CE	AE	S
:	÷	:	:	:	:

			- J			
		Da				
Address	0.0	01	10	11	State	Sharers
:	:	:	:	:	•	:
01010101010110xx	がか AF	AM AB	DD EC	ĦĦ EA	MI	P0 —
÷	:	:	:	:	•	:
01011101010110xx	FA	BA	CE	AE	S	P0, P1
÷	:	:	:	:	•	:
110101010101110xx	DE	AD	BE	EF	\$ M	₽ <b>//P0, P1</b>
:	:	:	:	:	:	:
111001010101110xx	CE	ED	DE	EC	I	
:	:	:	:	:	:	:

## 13. Multicore Caches V [3 points]

Processor 0: store 0101110101011011 <- FF

### — Processor 0's Cache —

### — Processor 1's Cache —

Index	Tag	0.0	01	10	11	State
÷	:	:	:	:	:	•
0101010110	0101	AF	AB	EC	EA	М
÷	:	:	:	:	:	•
1101010110	0101	FA	BA	CE	Æ[FF]	≴/M
÷	:	:	:	:	:	:

Tag	0.0	01	10	11	State
:	:	:	:	:	:
1101	DE	AD	BE	EF	S
:	:	:	:	:	:
0101	FA	BA	CE	AE	<b>≴ I</b>
:	:	:	:	:	:

	<i>J</i>						
		Da					
Address	00	01	10	11	State	Sharers	
÷	:	:	:	:	:	:	
01010101010110xx	DD	AA	DD	EE	M	P0	
<b>:</b>	:	:	:	:	:	:	
01011101010110xx	FA	BA	CE	AE	₿ M	₽/J,///₽/1/ <b>P0</b>	
<b>:</b>	:	:	:	•	:	:	
11010101010110xx	DE	AD	BE	EF	S	P1	
:	:	:	:	:	:	:	
111001010101110xx	CE	ED	DE	EC	I	_	
:	:	:	:	:	:	:	