# 1D- TIME-DOMAIN CONVOLUTION

Anusha Balaji UFID-10514929 Lalitha Geddapu UFID-69211894 Lalitha Mathi UFID-29341966 Steven Simon UFID-10485449

Convolution is the function of how the input signal (shown as the x array) is modified with respect to the kernel (shown as the h array) and is given by output signal (shown as y array), the elements of which are given by the sum of the products formed by multiplying all the elements of the kernel with appropriate elements of the input signal. The pseudo code for the convolution is as follows

```
for (i=0; i < outputSize; i++) { y[i] = 0; for (j=0; j < kernelSize; j++) { y[i] += x[i-j] * h[j]; }
```

This pseudocode is not complete because the x array will be accessed outside of its bounds both at the beginning of execution (i-j is negative) and towards the end of execution, (i-j is larger than the x array). The output size is sum of the input size and the kernel minus 1 In this project we have implemented 16-bit unsigned integer operations, which need to be "clipped" to the maximum possible 16-bit value in case of overflow. The FPGA implementation will store the input signal in SRAM and will read in a kernel (limited to 96 elements due to resource limitations of FPGA which is the number of DSP units on the device) through the memory map. The FPGA will then execute using a go and size input from the memory map, while writing all results to another SRAM. The datapath will fully unroll the inner loop, and then we will be able to pipeline the outer loop.

The main challenge of interfacing with the SRAMs is dealing with both control and data signals that cross clock domains. SRAM RD and SRAM WR domains run on 200 MHz clocks but USER\_APP domains run on clkA or 100MHz.

## **IMPLEMENTATION:**


USER\_APP:

It consists of three modules Signal buffer, Kernel buffer and Datapath

1. Signal Buffer: This is implemented using a FIFO-like interface that specifies if the buffer is empty/full. The data input to the FIFO should be 16 bits, and the output is an array of 96 16-bit elements. Output from FIFO is a 96-element window delivered to datapath stored in signal buffer. It is shifted left by one register each cycle so that it generates a new window every cycle.

- 2. Kernel Buffer: It is an array that consists of 96 16-bit elements, which shifts in 16 bits every time that the memory map writes data to an address that corresponds to the kernel provided by the C-Code. After 96 memory map transfers, the entire kernel will be loaded.
- 3. Datapath: Convolution operation is performed in this part using a 16 stage of pipeline and 96 DSP multipliers. The first row of the datapath consists of 96 16-bit multipliers, each of which will multiply corresponding elements from the signal and kernel. We used two registers after each multiplier and adder to store the result in one and perform clipping in one.
- 4. Controller: Controller module will interface the memory maps with the SRAMs. The controller gives the control signals go, size, start address to SRAM read and SRAM write.

## USER APP Hardware Result:




#### SRAM RD:


It consists of the following modules. SRAM\_RD, Address Generator, Count, FIFO 64

- 1. SRAM\_RD: SRAM reads the data from SRAM element of the board and delivers it to the FIFO. The input FIFO is of 64 bits which is read as 16 bits out of the FIFO.
- 2. Address Generator: This module generates the addresses that SRAM data is stored in. SRAM addresses need to be incremented by 2 for every other data. Address generator runs on the same clock as the SRAM (200 MHz). The address generator stops generating addresses as soon as the counter done is set i.e., when size number of elements are read from the FIFO. It gets the start address from the counter when the handshake sends the receive signal.
- 3. Count: Count Module receives a go signal from the controller and generates a signal send to start the handshake and also counts the number of 16 bit width words read from the FIFO comparing it to the size. When it is equal to size, a done signal is sent to user\_app controller module which stops reading input from the FIFO.
- 4. FIFO\_PROG\_FULL: This FIFO has a 64 bit input and gives out a 16 bit output. In addition to having full and empty flags, it also has a programmable full flag which is set when the fifo is half full. This flag is used by the address generator.


## **SRAM\_RD** hardware result:



## **USER APP+ SRAM RD SIMULATION RESULT:**



## **USER APP+ SRAM\_RD hardware result:**



## SRAM WR:

It consists of the following modules. SRAM\_WR, Address Generator, Count, FIFO 64, COUNT\_Z

- 1. Address Generator: Address generator runs on the same clock as the SRAM (200 MHz) and starts once it receives valid signal from USER\_APP controller with a handshake. This module generates the addresses where SRAM data is stored. SRAM addresses need to be incremented by 2 for every other data.
- Count: Count Module receives a go signal from controller and generates a signal send to start the handshake and also counts the number of 16 bit width words being written into the FIFO and comparing it to the size. When it is equal to size, a done signal is generated.
- 3. FIFO\_64: A 16 bit input 64 output FIFO has been implemented which takes the data from datapath as input. It gives the output to the SRAM\_WR interface to be written onto the memory.
- 4. COUNT\_Z: This counter is initiated by the dine signal of the Count module. It checks if size is a multiple of four using the mod function and sets the select line to the mux correspondingly to write those many junk values.
- 5. Mux: A mux is used to select the data coming from the datapath or the junk value we intend to write in case the size is not a multiple of four.


SRAM\_WR module works in the simulation. We implemented the same counter as in SRAM\_RD. One more counter that checks if the size is a multiple of 4 is implemented. The address generator has been slightly modified to suit the SRAM write functionality. The test bench has been modified to check for more input values. The simulated waveforms are as shown below.

		524.6 ns
Current Simulation Time: 1000 ns		D ns 50 ns 100 ns 150 ns 200 ns 250 ns 300 ns 350 ns 400 ns 450 ns 500 ns 550 ns 600 ns 650 ns 700 ns 750 ns 800 ns 850 ns 900 ns 950 <b>n8</b> 00
		0 ms 50 ms 100 ms 150 ms 200 ms 250 ms 300 ms 350 ms 400 ms 450 ms 500 ms 550 ms 600 ms 650 ms 750 ms 800 ms 850 ms 900 ms 950 <b>18</b> 90
■ 🚮 sram0_bw	8'h00	8100
■ 🚮 sram0_wd	64'h000000000000000	64h00000000000000
■ 🚮 sram0_rd	64'h0060006100620063	64h00000000000000000 }
🚮 sram0_valid	0	
🚮 sram1_re	0	
■ 😽 sram1_ad	21'h000008	21h000000 X 21 X 21 X 21h X 21h X 21h000000
🚮 sram1_ld_n	1	
sram1_rw_n	1	
itemp	1	4 1
■   Syl sram1_wd	64'h000C000D000E000F	64h00000000000000 X 64
■	16'h000C	16h0000 XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
<b>∭</b> ag_valid	0	
<b>∭</b> done	0	
■ <b>M</b> din[15:0]	16'h000C	15h0000
■ M dout[63:0]	64'h000F000E000D000C	64h0000000000000 X 64 X 64.

However, the hardware output showed signs of metastability initially. We checked our sram\_wr entity for signals that are not synchronized. The done logic for the total circuit included a signal sram\_fifo\_empty

that is coming from sram\_clk region. We synchronized the signal using a dual flip flop. The metastability issue was eliminated in the hardware.

We checked if our second counter i.e., the one generating the done after checking size is a multiple of four is working. We checked if the modulus operation is giving the correct value to the temp variable and it was fine. The counting operation of the entity was also in sync with the value of the temp. It counted for the right number of times as shown in the below simulation waveform.




We then checked the address generator's temp value. It is getting incremented by two until it is reset by the done of the whole circuit. **Done is asserted** as soon as count is greater than 2 and the select of the mux is high. The select signal just writes the last data input as the junk.

We checked the data going into the fifo, the fifo data out and the sram\_wdata signal. We delayed the done signal by some cycles so that sufficient number of addresses would be produced to check the data coming out. Our multiplexer has both inputs as data\_in(data coming from datapath). So, the junk value being written into the FIFO would be the last data\_in. That has been circled in red in the below simulation screenshot. The size we checked for is 77. So the <u>junk value is being written properly</u> into the FIFO through the MUX logic. It can be seen in the screenshot.



We cross checked the address generator's functionality with the provided sram\_wr functionality and it didn't deviate much. The <u>sram\_request gets set at the right place</u> i.e., at the start of each address generated. The first counter is the same entity we used for sram\_rd.

## FULL SIMULATION (SRAM\_RD, SRAM\_WR, USER\_APP)



## PROBLEMS ENCOUNTERED AND SOLUTIONS:

While working with the USER\_APP module, we struggled to get the logic right for the counter inside the signal buffer. We zeroed in on the problem after many simulation waveform checks and the counter was modified to implement on clock reset mode. The datapath also took a lot of simulations and bit file generations till we took care of the timing constraints by using two registers after each multiplier and adder to store and clip the output. The email that suggested the above modification was helpful.

In SRAM\_RD module, we couldn't get the counter logic right till the end. We tried many ways of starting the handshake and sending the start address to the address generator. We tried giving 1) go to the handshake and sending the address to the address generator directly from counter, then 2) go signal to the handshake from the counter and start address directly from the controller, both of which didn't work on the board despite of working in the simulation. The problem was with the assertion of done. The test 0 hanged every time we tried to run the bit files. Finally, when we implemented the counter in such a way that it is initiated on go signal from the controller and sends a start signal to the handshake and start address to the address generator, it worked on the board.

## FINAL RESULTS:

- 1. User app works both on the board and simulation. The bit file has been attached.
- 2. SRAM\_RD entity works both on the board and simulation. The bit file has been attached.
- 3. Both SRAM\_RD, USER\_APP have been tested with the given sram\_wr.ngc file. It works on the board and simulation. The bit file has been attached.
- 4. SRAM WR works in simulation.
- 5. No modifications to C code were done.
- 6. The whole project works in the simulation. Partially on board.

```
Error for output 25561 HM = 9620, SM = 0
Error for output 25561 HM = 9620, SM = 0
Error for output 25561 HM = 9620, SM = 0
Error for output 25562 HM = 7258, SM = 0
Error for output 25562 HM = 7258, SM = 0
Error for output 25562 HM = 7258, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25563 HM = 2503, SM = 0
Error for output 25563 HM = 8633, SM = 0
Error for output 25573 HM = 25034, SM = 0
Error for output 25573 HM = 25034, SM = 0
Error for output 25573 HM = 25034, SM = 0
Error for output 25573 HM = 25034, SM = 0
Error for output 25573 HM = 25034, SM = 0
Error for output 25573 HM = 25034, SM = 0
Error for output 25573 HM = 25034, SM = 0
Error for output 25573 HM = 25033, SM = 0
Error for output 25573 HM = 25033, SM = 0
Error for output 25573 HM = 25033, SM = 0
Error for output 25573 HM = 25033, SM = 0
Error for output 25573 HM = 25033, SM = 0
Error for output 25573 HM = 25033, SM = 0
Error for output 25573 HM = 25033, SM = 0
Error for output 25573 HM = 25033, SM = 0
Error for output 25573 HM = 25033, SM = 0
Error for output 25583 HM = 35034, SM = 0
Error for output 25583 HM = 35034, SM = 0
Error for output 25583 HM = 36034, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error for output 25583 HM = 36035, SM = 0
Error
```