

ALU Design Fundamentals

DSC 315: Computer Organization & Operating Systems

Dr. Laltu Sardar


School of Data Science,
Indian Institute of Science Education and Research Thiruvananthapuram (IISER TVM)





February 16, 2026




The processor: Building a Datapath









Combinational logic, state elements, and the clock are closely related.




a. Instruction memory




b. Program counter




c. Adder







a. Registers




b. ALU





a. Data memory unit





b. Sign extension unit

























The Pipeline







FIGURE 4.27 Single-cycle, nonpipelined execution in top versus pipelined execution in

Introduction to Pipeline Hazards

- Pipelining allows multiple instructions to overlap in execution.
- Hazards prevent the next instruction from executing in its designated clock cycle.
- Three main types:
 - Structural Hazards
 - Data Hazards
 - Control Hazards

Structural Hazard

Definition:

- Occurs when hardware resources are insufficient.
- Two or more instructions compete for the same resource.

Example:

- Single memory used for both instruction fetch and data access.

Handling Structural Hazards

- Stall the pipeline (insert bubble).
- Duplicate hardware resources.
- Improve pipeline design and scheduling.

Data Hazard

Definition:

- Occurs when an instruction depends on the result of a previous instruction.

Types:

- RAW (Read After Write)
- WAR (Write After Read)
- WAW (Write After Write)

Example of Data Hazard

Instruction Sequence

ADD R1, R2, R3

SUB R4, R1, R5

- SUB depends on result of ADD.
- This creates a RAW hazard.

Handling Data Hazards

- Pipeline stalling.
- Forwarding (bypassing).
- Register renaming.
- Compiler instruction scheduling.

Control Hazard

Definition:

- Occurs due to branch and jump instructions.
- Next instruction depends on branch outcome.

Example:


BEQ R1, R2, LABEL

Handling Control Hazards

- Pipeline stalling.
- Static branch prediction.
- Dynamic branch prediction.
- Branch Target Buffer (BTB).
- Delayed branching.
- Speculative execution.

Summary

Hazard	Cause	Solutions
Structural Data Control	Resource conflict Data dependency Branch instructions	Stall, duplicate hardware Forwarding, renaming Prediction, speculation



Program
execution
order
(in instructions)

add \$s0, \$t0, \$t1

sub \$t2, \$s0, \$t3

Time


200

400

600

800

1000






FIGURE 4.30 We need a stall even with forwarding when an R-format instruction following a load tries to use the data. Without the stall, the path from memory access stage output to execution

Consider the following code segment in C:

```
a = b + e;
```

```
c = b + f;
```

Here is the generated MIPS code for this segment, assuming all variables are in memory and are addressable as offsets from `$t0`:

```
lw      $t1, 0($t0)
lw      $t2, 4($t0)
add     $t3, $t1, $t2
sw      $t3, 12($t0)
lw      $t4, 8($t0)
add     $t5, $t1, $t4
sw      $t5, 16($t0)
```

lw \$t1, 0(\$t0)

lw \$t2, 4(\$t0)

lw \$t4, 8(\$t0)


add \$t3, \$t1, \$t2


sw \$t3, 12(\$t0)


add \$t5, \$t1, \$t4


sw \$t5, 16(\$t0)


Program
execution
order
(in instructions)

























SW
Write-back







Dr. Laltu Sardar, Assistant Professor, IISER Thiruvananthapuram

`laltu.sardar@iisertvm.ac.in`, `laltu.sardar.crypto@gmail.com`

Course webpage: https://laltu-sardar.github.io/courses/corgos_2026.html.

 Carl Hamacher, Zvonko Vranesic, and Safwat Zaky.

Computer Organization.

McGraw-Hill, 6th edition, 2012.

 John L. Hennessy and David A. Patterson.

Computer Architecture: A Quantitative Approach.

Morgan Kaufmann, 6th edition, 2017.

 Vincent P. Heuring and Harry F. Jordan.

Computer System Design and Architecture.

Pearson, 2nd edition, 2007.

 David A. Patterson and John L. Hennessy.

Computer Organization and Design: The Hardware/Software Interface.

Morgan Kaufmann, 4th edition, 2014.

 William Stallings.

Computer Organization and Architecture: Designing for Performance.

Pearson, 10th edition, 2016.