



M₂ Add + shift
M₂ Add
 \downarrow
M₃ i
 \downarrow
. Add



D P R
Addition

32 Add
32 Mult



RAM

Circuits

001011.


1

Processor

Registers - 32


32 - Registers

$$C = \underline{a + b}$$



R_D R_I R_J

`int a; b;`



$$\$S_2 = 1000$$

$$\$S_2 + 4$$

4 GB, byte = 8-bit

Double $\underline{Q(J)}$;

$a + 16$

8 bytes
48 bytes

$\$S_1$ $\$S_3$ $\$S_4$ $\$S_5$
 $d = \underline{a + b + c}$

add $\$t_1, \$S_3, \$S_4$
add $\$S_7, \$t_1, \$S_5$

$$f = (a+b) - (c+d)$$
$$s_1 \quad s_2 \quad s_3 \quad s_4 \quad s_5$$

add \$t_1, \$s_2, \$s_3

add \$t_2, \$s_4, \$s_5


sub \$s_1, \$t_1, \$t_2

$$\frac{a = b + l\delta u}{\downarrow}$$

Double X; Y ↓

int_ [a = A[5] + b]

$A \rightarrow \$S_1$	$\nwarrow \$t_D \rightarrow 20 (\$S_1)$
$b \rightarrow \$S_L$	
$a \rightarrow \$S_S$	
$\$t_D$	



$$\begin{array}{r}
 & 4 & 4 \\
 & 8 & 8 & 8 & 8 & 8 \\
 1000 \cancel{8} & \overline{8} & 90 & 8 & 48 \\
 & \text{double} & & & \\
 \text{by } 50, & 40 (\$5) & \rightarrow 12 & 44 \\
 \text{or } 4, & 44 (\$5) & \rightarrow 32 &
 \end{array}$$