

**ISTANBUL TECHNICAL UNIVERSITY
COMPUTER ENGINEERING
DEPARTMENT**

**BLG 222E
COMPUTER ORGANIZATION
PROJECT REPORT**

PROJECT NO: 4

Due Date: 14.07.2020

GROUP NO: G2


GROUP MEMBERS:

150180008 : Lal Verda Cakir

150170909 : Elaa Jamazi


150140009 : Serhat Vural

150180038 : Karahan Sezer



To implement the sequencer we used Multiplexers (condition and branch control) , an adder to increment the control address register and a ROM to function as control Storage. Afterwards, in the main circuit of our Control Unit, the outputs of the sequencer are processed through a decoder.

MAP comes outside of the sequencer. Our mapping logic located in the control unit.



In the lecture slides in the mapping there was buffer 0's but for this projects doing it like that would take twice as much of a rom we mapped in an efficient wat.


We placed out second half of the rom with this micro-programs because of this in the mapping we have 1 as a most significant bit. And then we have out opcode. So the operation we are going to execute can change regarding the value of IR10, IR8, IR7, and IR4 in

different opcodes. So If this situation effects our choice we are putting that IR(no) to the mapping logic.

Because of this logic not space between the microprograms are not the same but this is not an issue. Our instructions all fit there. For more info about mapping logic contact Lal Verda Çakır - cakirl18@itu.edu.tr

2.2 Constant control signals :

There are some fixed control signals during which our CU outputs are known already For example for a one microop some signals are constant but some of the signals values comes from the instruction or something else, so we used a rom to hold this constant control signals.




These tables show which control signals are fixed (EN2C, FUN2C, L/H, EN2A, FUN2A, EN2B, FUN2B, ENMUXA, MUXA, ENMUXB, MUXB, ENMUXC, MUXC, ENRAM, LOAD, READ, FUNALU), and their corresponding values for the designated micro operations(both codes of the microoperations and their meanings):

A	B	C	D	E	F	G	H	I	J	K	L	M	N	O	P	Q	R	S	T	U	V	W
		ID	MICRO-OP NAME	EN2C	FUN2C	L/H	EN2A	FUN2A	EN2B	FUN2B	ENMUXA	MUXA	ENMUXB	MUXB	ENMUXC	MUXC	ENRAM	LOAD	READ	FUNALU	HEX	
RX ← -IROUT(0-7)	000001	1	IRIRF	0	00	0	1	01	0	00	1	00	0	0	0	0	0	0	0	0000	000010100010000000000000	144000
RX ← -M[AR]	000010	2	MARIRF	0	00	0	1	01	0	00	1	01	0	00	0	0	1	0	1	0000	000010100010100000101000	145050
M[AR] ← -RX	000011	3	RFRMAR	0	00	00	0	00	0	00	0	00	0	00	1	1	1	1	0	0000	000000000000000000000000	0001E0
ARF ← -ARF	000100	4	ARFARF	0	00	0	0	00	1	01	0	00	0	00	0	0	0	0	0	0000	000000010100000000000000	028000
ARF ← -RF	000101	5	RFRARF	0	00	0	0	1	01	0	00	1	10	0	0	0	0	0	0	0000	000010100011000000000000	146000
RF ← -ARF	000110	6	ARFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	0001	0000000101000111000000001	028E01
RF ← -RF	000111	7	RFRF	0	00	0	1	01	1	01	1	11	1	11	0	0	0	0	0	0001	000010101111110000000001	16FE01
M[SP] ← -RX	001000	8	RFRMSP	0	00	0	0	00	0	00	0	00	0	00	0	0	1	1	0	0001	000000000000000000000001	000061
RX ← -M[SP]	001001	9	MSPRFR	0	00	0	1	01	0	00	1	01	0	00	0	0	1	0	1	0000	000010100010100000101000	145050
SP ← -SP-1	001010	10	DECSF	0	00	0	0	00	1	11	0	00	0	00	0	0	0	0	0	0000	000000011000000000000000	038000
SP ← -SP+1	001011	11	INCSP	0	00	0	0	00	1	10	0	00	0	00	0	0	0	0	0	0000	000000011000000000000000	030000
RF ← -RF + RF	001100	12	RFRFRF	0	00	0	1	01	0	00	1	11	0	00	1	1	0	0	0	0100	0000101000111000110000100	147184
RF ← -RF + ARF	001101	13	RFRFRFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	0100	00001010001110000000000100	147004
RF ← -ARF + RF	001110	14	ARFRFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	0100	00001010001110000000000100	147004
ARF ← -RF + RF	001111	15	RFRFRFRF	0	00	0	0	00	1	01	0	00	1	11	1	1	0	0	0	0100	0000000101000111100000100	028F84
ARF ← -ARF + RF	010000	16	ARFRFRFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	0100	00000001010001111000000100	028E04
ARF ← -RF + ARF	010001	17	RFRFRFRFRF	0	00	0	0	00	0	00	0	00	0	00	0	0	0	0	0	0100	000000000000000000000000	000004
RF ← -RF - RF	010010	18	RFRFRFRF	0	00	0	1	01	0	00	1	11	0	00	1	1	0	0	0	0100	0000101000111000110000110	147186
ARF ← -RF - RF	010011	19	RFRFRFRF	0	00	0	0	00	1	01	0	00	0	00	1	1	0	0	0	0100	0000000101000000110000110	028186
RF ← -ARF - RF	010100	20	ARFRFRFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	0100	00001010001110000000010	147006
ARF ← -ARF - RF	010101	21	ARFRFRFRFRF	0	00	0	0	00	1	01	0	00	0	00	0	0	0	0	0	0100	0000000101000000000000010	028006
RF ← -RF AND RF	010110	22	RFRANDRFRF	0	00	0	1	01	0	00	1	11	0	00	1	1	0	0	0	0111	0000101000111000110000111	147187
ARF ← -RF AND RF	010111	23	RFRANDRFRFRF	0	00	0	0	00	1	01	0	00	1	11	1	1	0	0	0	0111	0000000101000111110000111	028F87
RF ← -ARF AND RF	011000	24	ARFRANDRFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	0111	0000101000111000000000011	147007
ARF ← -ARF AND RF	011001	25	ARFRANDRFRFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	0111	0000000101000111000000011	0028E07
RF ← -RF AND ARF	011010	26	RFRANDRFRFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	0111	0000101000111000000000011	0147007
ARF ← -RF AND ARF	011011	27	ARFRANDRFRFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	0111	0000000101000111000000011	0028E07
RF ← -RF OR RF	011100	28	RFORRFRF	0	00	0	1	01	0	00	1	11	0	00	1	1	0	0	0	1000	0000101000111000110000100	147188
RF ← -RF OR RF	011101	29	RFORRFRFRF	0	00	0	0	00	1	01	0	00	1	11	1	1	1	0	0	1000	000000010100011110000100	002F88
RF ← -RF OR ARF	011110	30	RFORARFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	1000	000010100011100000000100	147008
ARF ← -RF OR ARF	011111	31	RFORARFRFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	1000	00000001010001110000000100	028E08
RF ← -ARF OR RF	100000	32	ARFORRFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	1000	000010100011100000000100	0147008
ARF ← -ARF OR RF	100001	33	ARFORRFRFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	1000	00000001010001110000000100	0028E08
RF ← -NOT RF	100010	34	notRFRF	0	00	0	1	01	0	00	1	11	0	00	1	1	0	0	0	0010	000010100011100011000000010	0147182
ARF ← -NOT RF	100011	35	notRFRFRF	0	00	0	0	00	1	10	0	00	1	11	1	1	0	0	0	0010	0000000110000111100000010	0030F82
RF ← -NOT ARF	100100	36	notARFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	0010	0000101000111000000000010	0147002
ARF ← -NOT ARF	100101	37	notARFRFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	0010	0000000101000111000000010	0028E02
RF ← -LSL RF	100110	38	lsRFRF	0	00	0	1	01	0	00	1	11	0	00	1	1	0	0	0	1010	00001010001110001100001010	014718A
ARF ← -LSL RF	100111	39	lsRFRFRF	0	00	0	0	00	1	01	0	00	1	11	1	1	0	0	0	1010	0000000101000111100001010	002F8A
RF ← -LSL ARF	101000	40	lsARFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	1010	0000101000111000000001010	014700A
ARF ← -LSL ARF	101001	41	lsARFRFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	1010	000000010100011100000001010	0028E0A
RF ← -LSR RF	101010	42	lsRFRF	0	00	0	0	00	1	01	1	11	0	00	1	1	0	0	0	1011	000000010111000110001000111	002F18B
ARF ← -LSR RF	101011	43	lsRFRFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	1011	000000010100011100000001011	0028E0B
RF ← -LSR ARF	101100	44	lsARFRF	0	00	0	1	01	0	00	1	11	0	00	0	0	0	0	0	1011	0000101000111000000001011	014700B
ARF ← -LSR ARF	101101	45	lsARFRFRF	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	1011	000000010100011100000001011	0028E0B
PC ← -IRout(0,7)	101110	46	IRIPC	0	00	0	0	00	1	01	0	00	1	11	0	0	0	0	0	0000	0000000101000101000000000	0028A0C
M[SP] ← -PC	101111	47	PCMSP	0	00	0	0	00	0	00	0	00	0	00	0	0	1	1	0	0000	000000000000000000000000	000006C
PC ← -M[SP]	110000	48	MSPPC	0	00	0	0	00	1	01	0	00	1	10	0	0	1	0	1	0000	0000000101000110000101000	0028C5C
PASSALLU ARF	110001	49	PASSALLURF	0	00	0	0	00	0	00	0	00	0	00	0	0	0	0	0	0000	000000000000000000000000	000000C
PASSALLU RF	110010	50	PASSALLURF	0	00	0	0	00	0	00	0	00	0	00	1	1	0	0	0	0000	000000000000000000000000	000018C
ARF ← -ARF - 1	110011	51	decARF	0	00	0	0	00	1	11	0	00	0	00	0	0	0	0	0	0000	0000000111000000000000000	003800C
RF ← -RF - 1	110100	52	decRF	0	00	0	1	11	0	00	0	00	0	00	0	0	0	0	0	0000	0000111000000000000000000	01C000C
RF ← -ARF + 1	110101	53	incARF	0	00	0	0	00	1	10	0	00	0	00	0	0	0	0	0	0000	0000000100000000000000000	003000C
RF ← -RF + 1	110110	54	incRF	0	00	0	1	10	0	00	0	00	0	00	0	0	0	0	0	0000	0000110000000000000000000	018000C
IR(0,15) ← -M[PC]	110111	55	FETCHHIGH	1	11	1	0	00	0	00	0	00	0	00	0	0	1	0	1	0000	11110000000000000000000101000	1E00050
IR(0,15) ← -M[PC]	111000	56	FETCHLOW	1	11	0	0	00	0	00	0	00	0	00	0	0	1	0	1	0000	11100000000000000000000101000	1C0005C
PC ← -PC+1	111001	57	incPC	0	00	0	0	00	1	10	0	00	0	00	0	0	0	0	0	0000	0000000110000000000000000	003000C

2.3 Other Control Signals:

As for the remaining control signals, we designed the appropriate circuitry as shown in the picture below. This way we supply the correct control signals depending on the micro instruction (OP1- 57) supplied from our decoder.



3. Results:

In this project we implemented a machine that can perform a set of operations, using the instructions that are given to it, after processing them through a microprogrammed Control Unit. Instructions are written by the user to RAM and the system reads these instructions and passes them to the control unit, then the control unit with its memory generates all the control signals required to execute the instruction set correctly.

The table below sums up all the operations performed by our system. It contains all the possible microinstructions our CU can perform and it also show the needed combinations of its parts. The explanation for the Microoperations' names are including in the previous part under the section 2.2.

For our condition for branching we have:

CD	Condition	Symbol
00	Always = 1	U
01	Z = 0	Z0
10	Z = 1	Z1

Label	Micro ops	CD	BR	AD
FETCH	FETCHHIGH	U	JMP	NEXT
	INCPC	U	JMP	NEXT
	FETCHLOW	U	JMP	NEXT
	INCPC	U	JMP	NEXT
	NOP	U	MAP	
OPCODE0	IRtRF	U	JMP	FETCH
	MARtRF	U	JMP	FECTH
OPCODE1	RFtMAR	U	JMP	FETCH

OPCODE2				
IR7=0 IR10=0	RFtRF	U	JMP	FETCH
IR7=1 IR10=0	RFtARF	U	JMP	FETCH
IR7=0 IR10=1	ARFtRF	U	JMP	FETCH
IR7=1 IR10=1	ARFtARF	U	JMP	FETCH
OPCODE3	RFtMSP	U	JMP	NEXT
	DECSP	U	JMP	FETCH
OPCODE4	RFtMSP	U	JMP	NEXT
	DECSP	U	JMP	FETCH
OPCODE5				
IR10=0 IR7=0 IR4=0	RFpRFtRF	U	JMP	FETCH
	RFpARFtRF	U	JMP	FETCH
IR10=0 IR7=0 IR4=1	ARFpRFtRF	U	JMP	FETCH
IR10=0 IR7=1 IR4=0	RFpRFtARF	U	JMP	FETCH
	RFpARFtARF	U	JMP	FETCH
IR10=1 IR7=0 IR4=0	ARFpRFtRF	U	JMP	FETCH
IR10=1 IR7=0 IR4=1				
IR10=1 IR7=1 IR4=0				

OPCODE6				
IR10=0 IR7=0 IR4=0	RFmRFtRF	U	JMP	FETCH
	ARFmRFtRF	U	JMP	FETCH
IR10=0 IR7=0 IR4=1	RFmRFtARF	U	JMP	FETCH
IR10=1 IR7=0 IR4=0	ARFmRFtARF	U	JMP	FETCH
IR10=1 IR7=0 IR4=1				
OPCODE7				
R10=0 IR7=0	RFtRF	U	JMP	NEXT
	DECRF	U	JMP	PASSALURF
IR10=0 IR7=1	ARFtRF	U	JMP	NEXT
	DECRF	U	JMP	PASSALURF
IR10=1 IR7=0	RFtARF	U	JMP	NEXT
	DECARF	U	JMP	PASSALUARF
IR10=1 IR7=1	ARFtARF	U	JMP	NEXT
	DECARF	U	JMP	PASSALUARF

OPCODE8				
IR10=0 IR7=0	RFtRF	U	JMP	NEXT
	INCRF	U	JMP	PASSALURF
IR10=0 IR7=1		U	JMP	NEXT
	ARFtRF	U	JMP	PASSALURF
	INCRF	U	JMP	NEXT
IR10=1 IR7=0		U	JMP	PASSALUARF
	RFtARF			
IR10=1 IR7=1	INCARF	U	JMP	NEXT
		U	JMP	PASSALUARF
	ARFtARF			
	INCARF			

OPCODE9				
IR10=0 IR7=0 IR4 = 0	RFandRFtRF	U	JMP	FETCH
IR10=0 IR7=0 IR4 = 1	ARFandRFtRF	U	JMP	FETCH
	RFandARFtRF	U	JMP	FETCH
IR10=0 IR7=1 IR4 = 0	RFandRFtARF	U	JMP	FETCH
IR10=1 IR7=0 IR4 = 0	ARFandARFtARF	U	JMP	FETCH
IR10=1 IR7=0 IR4 = 1	RFandARFtARF	U	JMP	FETCH
IR10=1 IR7=1 IR4 = 0				

OPCODE10				
IR10=0 IR7=0 IR4= 0	RForRFtRF	U	JMP	FETCH
IR10=0 IR7=0 IR4= 1	RForARFtRF	U	JMP	FETCH
	ARForRFtRF	U	JMP	FETCH
IR10=0 IR7=1 IR4= 0	RForRFtARF	U	JMP	FETCH
IR10=1 IR7=0 IR4= 0	RForARFtARF	U	JMP	FETCH
IR10=1 IR7=0 IR4= 1	ARForRFtARF	U	JMP	FETCH
IR10=1 IR7=1 IR4= 0				
OPCODE11				
IR10=0 IR7=0	notRFtRF	U	JMP	FETCH
IR10=0 IR7=1	notARFtRF	U	JMP	FETCH
IR10=1 IR7=0	notRFtARF	U	JMP	FETCH
IR10=1 IR7=1		U	JMP	FETCH

	notARFtARF			
OPCODE12				
IR10=0 IR7=0	IsIRFtRF	U	JMP	FETCH
IR10=0 IR7=1	IsIARFtRF	U	JMP	FETCH
IR10=1 IR7=0	IsIRFtARF	U	JMP	FETCH
IR10=1 IR7=1	IsIARFtARF	U	JMP	FETCH
OPCODE13				
IR10=0 IR7=0	IsrRFtRF	U	JMP	FETCH
IR10=0 IR7=1	IsrARFtRF	U	JMP	FETCH
IR10=1 IR7=0	IsrRFtARF	U	JMP	FETCH
IR10=1 IR7=1	IsrARFtARF	U	JMP	FETCH
OPCODE14	IRtPC	U	JMP	FETCH

OPCODE15	NOP	Z0	JMP	NEXT
		U	JMP	FETCH
	NOP	U	JMP	FETCH
	IRtPC			
OPCODE16	IRtPC	Z1	JMP	NEXT
		U	JMP	FETCH
	NOP	U	JMP	FETCH
	NOP			
OPCODE17	PCtMSP	U	JMP	NEXT
		U	JMP	FETCH
	DECSP	U	JMP	FETCH
	IRtPC			
OPCODE18	INCPC	U	JMP	NEXT
		U	JMP	FETCH
	MSPtPC			
PASSALURF	PASSALURF	U	JMP	FETCH
PASSALUARF	PASSALUARF	U	JMP	FETCH

--	--	--	--	--

4. Discussion:

Our design process began with dividing the whole process into smaller parts. After deconstructing the OPCODE's we figure out which micro instruction to use. Using the decoder that we created, we get the corresponding micro-operations. After deconstructing the micro-operations we made the circuit that produces the OUT selectors, REG selectors and other necessary outputs.

Here are the instructions break-down into clock signals

T0:

$IR(8-15) \leftarrow M[PC]$ RegSel(2B): 000; OutDSel: 00; Read: 1; Load: 0; Enable(2C): 1; L/H:0; FunSel(2C):11;

T1:

$PC \leftarrow PC + 1$ FunSel(2B): 10; RegSel(2B):001; OutCSel: 00; Enable(2C): 0;

T2:

$IR(0-7) \leftarrow M[PC]$ OutDSel: 00; RegSel(2B): 0000; Read: 1; Load: 0; Enable(2C): 1; L/H: 1; FunSel(2C): 11;

T3:

$PC \leftarrow PC + 1$ FunSel(2B): 10; RegSel(2B): 001; OurCSel: 00; Enable(2C): 0;

Opcode0: $R_x \leftarrow \text{Value}$

Note: Addressing mode IM, D

IR8 = 0

Update:

Opcode0T4: $R_x \leftarrow IROut(0,7)$

MuxASel = 00

FunSel(2A) = 01

RegSel(2A) = REGSEL-2A-0

IR8 = 1

Opcode0T4: $R_x \leftarrow M[AR]$

OutDSel = 01;
 Read = 1;

 Load = 0;

 MuxASel = 01;
 OutASel = IR(9,10);
 FunSel(2A) = 01;
 RegSel2A = REGSEL-2A-0;

Opcode1: Value \leftarrow Rx

Note: Addressing mode D

Opcode1T4: **M[AR]** \leftarrow Rx

RegSel(2A) = regsel-2a-0;
 OutASel = IR(9,10);
 MuxCSel = 1;
 FunSel(ALU) = 0000;
 OutDSel = 01;
 Load = 1;
 Read = 0;

Opcode2: DESTREG \leftarrow SRCREG1

IR7 = 1, IR10 = 1

Opcode2T4: **ARF** \leftarrow **ARF**

OutCSel = SRCREG1-2B-2[2][1]
 MUXCSEL = 0
 FUNSEL(ALU) = 0000
 MUXBSEL=11
 FUNSEL(2B) = 01
 REGSEL(2B) = DESTREG-2B-2

IR7 = 1, IR10 = 0

Opcode2T4: **ARF** \leftarrow **RF**

OutCSel = SRCREG1-2B-2[2][1]
 MuxASel=10
 FunSel(2A) = 01
 RegSel(2A) = DESTREG-2A-2

IR7 = 0, IR10 = 1

Opcode2T4: **RF** \leftarrow **ARF**

OutBSel=SRCREG1[1][0];
 FunSel(ALU) = 0001;

MuxBSel = 11;
FunSel(2B)=01;
RegSel(2B) = DESTREG-2B-2;

IR7 = 0, IR10 = 0

Opcode2T4: RF ← RF

OutBSel=IR[5,6];
FunSel(ALU) = 0001;
MuxBSel = 11;
FunSel(2B)=01;
RegSel(2B) = DESTREG-2B-2;
MuxASel=11;
FunSel(2A)=01;
RegSel(2A) = DESTREG-2A-2;

Opcode3: M[SP] ← Rx, SP ← SP - 1

Opcode4T4: M[SP] ← Rx

Load = 1;
Read = 0;
OutBSel = IR[9,10];
FunSel(ALU)= 0001;

Opcode4T5: SP ← SP-1

FunSel(2B) = 11;
RegSel(2B) = 10;

Opcode4: SP ← SP + 1, Rx ← M[SP]

Opcode4T4: SP ← SP + 1

FunSel(2B) = 10;
RegSel(2B) = 100

Opcode4T5: Rx ← M[SP]

OutDSel = 10;
Read = 1;
Load = 0;
MuxASel = 01;
FunSel(2A) = 01;
RegSel(2A) = REGSEL-2A-0

Opcode5: DESTREG ← SRCREG1 + SRCREG2

rewind?

IR10 = 0, IR7=0, IR4 = 0

Opcode5T4: $RF \leftarrow RF + RF$

OutBSel = IR(2,3)
OutASel = IR(5,6)
MuxCSel = 1;
FunSel(ALU) = 0100
MuxASel = 11;
RegSel = DESTREG-2A-2
FunSel (2A)= 01

IR10 = 0, IR7=0, IR4 = 1

Opcode5T4: $RF \leftarrow RF + ARF$

OutCSel = SRCREG1-2B-2[2][1]
MuxCSel = 0;
OutBSel = IR(2,3);
FunSel(ALU) = 0100
MuxASel = 11;
RegSel = DESTREG-2A-2
FunSel (2A)= 01

IR10 = 0, IR7=1, IR4 = 0

Opcode5T4: $RF \leftarrow ARF + RF$

OutCSel = SRCREG1-2B-2[2][1]
MuxCSel = 0;
OutBSel = IR(5,6);
FunSel(ALU) = 0100
MuxASel = 11;
RegSel = DESTREG-2A-2
FunSel (2A)= 01

IR10 = 1, IR7=0, IR4 = 0

Opcode5T4: $ARF \leftarrow RF + RF$

OutBSel = IR(2,3)
OutASel = IR(5,6)
MuxCSel = 1;
FunSel(ALU) = 0100
MuxBSel = 11
FunSel(2B) = 01
RegSel(2B) = DESTREG-2B-2

IR10 = 1, IR7=1, IR4 = 0

Opcode5T4: $ARF \leftarrow ARF + RF$

OutCSel = SRCREG1-2B-2[2][1]

MuxCSel = 0

OutBSel = IR(2,3)

FunSel(ALU) = 0100

MuxBSel = 11

FunSel(2B) = 01

RegSel(2B) = DESTREG-2B-2

IR10 = 1, IR7=0, IR4 = 1

Opcode5T4: $ARF \leftarrow RF + ARF$

OutBSel = IR(5,6)

OutCSel = SRCREG2-2B-2(1,2)

MuxCSel = 0

FunSelALU = 0100

RegSel(2B) = DESTREG-2B-2

Opcode6: $DESTREG \leftarrow SRCREG2 - SRCREG1$

IR10 = 0, IR7=0, IR4 = 0

Opcode5T4: $RF \leftarrow RF - RF$

OutASel = IR(2,3);

MuxCSel = 1

OutBSel = IR(5,6)

FunSel(ALU) = 0110;

MuxASel = 11;

FunSel(2A) = 01;

RegSel = DESTREG-2A-2

IR10 = 1, IR7=0, IR4 = 0

Opcode5T4: $ARF \leftarrow RF - RF$

OutASel = IR(2,3)

MuxCSel = 1
 OutBSel = IR(5,6)
 FunSel(ALU) = 0110;
 MuxBSel = 11
 FunSel(2B) = 01;
 RegSel(2B) = DESTREG-2B-2

IR10 = 0, IR7=0, IR4 = 1

Opcode5T4: $RF \leftarrow ARF - RF$

OutBSel = IR(5,6)
 OutCSel) SRCREG2-2B-2(1,2)
 MuxCSel = 0;
 FunSel(ALU) = 0110
 MuxASel = 11
 FunSel(2A) = 01
 RegSel(2A) = DESTREG-2A-2

IR10 = 1, IR7=0, IR4 = 1

Opcode5T4: $ARF \leftarrow ARF - RF$

OutBSel = IR(5,6)
 OutCSel) SRCREG2-2B-2(1,2)
 MuxCSel = 0;
 FunSel(ALU) = 0110
 MuxBSel = 11;
 FunSel(2B) = 01;
 RegSel(2B) = DESTREG-2B-2

Opcode7: $DESTREG \leftarrow SRCREG1 - 1$

IR10 = 1, IR7 = 1

Opcode7T4: $ARF \leftarrow ARF$

OutCSel = SRCREG1-2B-2(1,2)
 MuxASel = 10
 MuxCSel = 0
 FunSel(ALU) = 0000
 MuxBSel=11
 FUNSEL(2B) = 01
 REGSEL(2B) = DESTREG-2B-2

Opcode7T5: $ARF \leftarrow ARF - 1$

RegSel(2B) = DESTREG-2B-2
 FunSel(2B) = 11

Opcode7T6: $PASSALU\ ARF$

OutCSel = DESTREG-2B-2(1,2)
 MuxCSel = 0;

FunSel(ALU) = 0000;

IR10 = 0, IR7 = 1:

Opcode7T4: RF ← ARF

OutCSel = SRCREG-2B-2[2][1]

MuxASel=10

FunSel(2A) = 01

RegSel(2A) = DESTREG-2A-2

Opcode7T5: RF ← RF - 1

REGSEL = DESTREG-2A-2

FUNSEL(2A) = 11

Opcode7T6: PASS ALU RF

OutASel = IR(8,9)

MuxCSel = 1;

FunSel(ALU) = 0000;

IR10 = 1, IR7 = 0:

Opcode7T4: ARF ← RF

OutBSel= IR(5,6)

FunSel(ALU) = 0001

MUXBSEL = 11

FUNSEL(2B)=01

REGSEL(2B) = DESTREG-2B-2

Opcode7T5: ARF ← ARF - 1

RegSel(2B) = DESTREG-2B-2

FunSel(2B) = 11

Opcode7T6: PASSALU ARF

OutCSel = DESTREG-2B-2(1,2)

MuxCSel = 0;

FunSel(ALU) = 0000;

IR10 = 0, IR7 = 0:

Opcode7T4: RF ← RF

OutBSel= IR(5,6)

FunSel(ALU) = 0001

MuxASel=11

FunSel(2a)=01

RegSel(2A) = DESTREG-2A-2

Opcode7T5: RF ← RF - 1

RegSel(2A) = DESTREG-2A-2

FunSel(2A) = 11

Opcode7T6: PASSALU RF

OutASel = IR(8,9)
MuxCSel = 1;
FunSel(ALU) = 0000;

Opcode8: DESTREG \leftarrow SRCREG1 + 1

IR10 = 1, IR7 = 1

Opcode8T4: ARF \leftarrow ARF

OutCSel = SRCREG1-2B-2[2][1]
MuxCSel = 0
FunSel(ALU) = 0000
MuxBSel=11
FUNSEL(2B) = 01
REGSEL(2B) = DESTREG-2B-2

Opcode8T5: ARF \leftarrow ARF + 1

RegSel(2B) = DESTREG-2B-2
FunSel(2B) = 10

Opcode8T6: PASSALU ARF

OutCSel = DESTREG-2B-2(1,2)
MuxCSel = 0;
FunSel(ALU) = 0000;

IR10 = 0, IR7 = 1:

Opcode8T4: RF \leftarrow ARF

OutCSel = SRCREG1-2B-2[2][1]
MuxASel=10
FunSel(2A) = 01
RegSel(2A) = DESTREG-2A-2

Opcode8T5: RF \leftarrow RF + 1

REGSEL = DESTREG-2A-2
FUNSEL(2A) = 10

Opcode8T6: PASSALU RF

OutCSel = DESTREG-2B-2(1,2)
MuxCSel = 0;
FunSel(ALU) = 0000;

IR10 = 1, IR7 = 0:

Opcode8T4: ARF \leftarrow RF

OutBSel=SRCREG1[1][0]

FunSel(ALU) = 0001
MUXBSEL = 11
FUNSEL(2B)=01
REGSEL(2B) = DESTREG-2B-2

Opcode8T5: $ARF \leftarrow ARF + 1$

RegSel(2B) = DESTREG-2B-2
FunSel(2B) = 10

Opcode8T6: $PASSALU\ ARF$

OutCSel = DESTREG-2B-2(1,2)
MuxCSel = 0;
FunSel(ALU) = 0000;

IR10 = 0, IR7 = 0:

Opcode8T4: $RF \leftarrow RF$

OutBSel= IR(5,6)
FunSel(ALU) = 0001
MuxASel=11
FunSel(2a)=01
RegSel(2A) = DESTREG-2A-2

Opcode8T5: $RF \leftarrow RF + 1$

RegSel(2A) = DESTREG-2A-2
FunSel(2A) = 10

Opcode8T6: $PASSALU\ RF$

OutASel = IR(8,9)
MuxCSel = 1;
FunSel(ALU) = 0000;

Opcode9: $DESTREG \leftarrow SRCREG1\ AND\ SRCREG2$

IR4=0,IR7=0,IR10=0

Opcode9T4: $RF \leftarrow RF\ AND\ RF$

OutASel = IR(5,6)
MuxCSel = 1;
OutBSel = IR(2,3)
FunSel(ALU) = 0111;
MuxASel = 11;
FunSel(2a) = 01;
RegSel(2a) = DESTREG-2A-2

IR4 = 0, IR7=0, IR10 = 1

Opcode9T4: $ARF \leftarrow RF \text{ AND } RF$

OutASel = IR(5,6)
MuxCSel = 1;
OutBSel = IR(2,3)
FunSel(ALU) = 0111;
MuxBSel = 11;
FunSel(2B) = 01;
RegSel(2B) = DESTREG-2B-2

IR4 = 1, IR7=0, IR10 = 0:

Opcode9T4: $RF \leftarrow ARF \text{ AND } RF$

OutBSel = IR(5,6)
OutCSel = SRCREG2-2B-2(2,1)
MuxCSel = 0;
FunSel(ALU) = 0111
MuxASel = 11;
FunSel(2a) = 01;
RegSel(2A) = DESTREG-2A-2

IR4 = 1, IR7=0, IR10 = 1:

Opcode9T4: $ARF \leftarrow ARF \text{ AND } ARF$

OutBSel = IR(5,6)
OutCSel = SRCREG2-2B-2(2,1)
MuxCSel = 0;
FunSel(ALU) = 0111
MuxBSel = 11;
FunSel(2B) = 01;
RegSel(2B) = DESTREG-2B-2

IR4 = 0, IR7=1, IR10 = 0:

Opcode9T4: $RF \leftarrow RF \text{ AND } ARF$

OutBSel = IR(2,3)
OutCSel = SRCREG1-2B-2(1,2)
MuxCSel = 0;
FunSel(ALU) = 0111
MuxASel = 11;
FunSel(2A) = 01;
RegSel(2a) = DESTREG-2A-2;

IR4 = 0, IR7=1, IR10 = 1:

Opcode9T4: $ARF \leftarrow RF \text{ AND } ARF$

OutBSel = IR(2,3)
OutCSel = SRCREG1-2B-2(1,2)
MuxCSel = 0;
FunSel(ALU) = 0111;
MuxBSel:11

FunSel(2B):01
RegSel(2B):DESTREG-2B-2

Opcode10: DESTREG \leftarrow SRCREG1 OR SRCREG2

IR4=0,IR7=0,IR10=0

Opcode10T4: RF \leftarrow RF OR RF

OutASel = IR(5,6)
MuxCSel = 1;
OutBSel = IR(2,3)
FunSel(ALU) = 1000;
MuxASel = 11;
FunSel(2a) = 01;
RegSel(2a) = DESTREG-2A-2

IR4 = 0, IR7=0, IR10 = 1

Opcode10T4: ARF \leftarrow RF OR RF

OutASel = IR[5,6];
MuxCSel = 1;
OutBSel = IR[2,3]
FunSel(ALU) = 1000;
MuxBSel = 11;
FunSel(2B) = 01;
RegSel(2B) = DESTREG-2B-2

IR4 = 1, IR7=0, IR10 = 0:

Opcode10T4: RF \leftarrow RF OR ARF

OutBSel = IR(5,6)
OutCSel = SRCREG2-2B-2(2,1)
MuxCSel = 0;
FunSel(ALU) = 1000
MuxASel = 11;
FunSel(2a) = 01;
RegSel(2A) = DESTREG-2A-2

IR4 = 1, IR7=0, IR10 = 1:

Opcode10T4: ARF \leftarrow RF OR ARF

OutBSel = SRCREG1(0,1)
OutCSel = SRCREG2-2B-2(2,1)
MuxCSel = 0;
FunSel(ALU) = 1000
MuxBSel = 11;

FunSel(2B) = 01;
RegSel(2B) = DESTREG-2B-2

IR4 = 0, IR7=1, IR10 = 0:

Opcode10T4: RF ← ARF OR RF

OutBSel = SRCREG2(0,1);
OutCSel = SRCREG1-2B-2(1,2)
MuxCSel = 0;
FunSel(ALU) = 1000
MuxASel = 11;
FunSel(2A) = 01;
RegSel(2a) = DESTREG-2A-2;

IR4 = 0, IR7=1, IR10 = 1:

Opcode10T4: ARF ← ARF OR RF

OutBSel = SRCREG2(0,1);
OutCSel = SRCREG1-2B-2(1,2)
MuxCSel = 0;
FunSel(ALU) = 1000;
MuxBSel:11
FunSel(2B):01
RegSel(2B):DESTREG-2B-2

Opcode11: DESTREG ← NOT SRCREG1

IR7=0,IR10=0

Opcode11T4: RF ← NOT RF

OutASel = IR(5,6)
MuxCSel = 1;
FunSel(ALU) = 0010;
MuxASel = 11;
RegSel(2A) = DESTREG-2A-2;
FunSel(2A) = 01

IR7=0,IR10=1

Opcode11T4: ARF ← NOT RF

OutASel = IR(5,6)
MuxCSel = 1;
FunSel(ALU) = 0010;
MuxBSel = 11;
RegSel(2B) = DESTREG-2B-2;
FunSel(2B) = 10

IR7=1,IR10=0

Opcode11T4: $RF \leftarrow \text{NOT } ARF$

OutCSel = SRCREG1-2B-2
MuxCSel = 0;
FunSel(ALU) = 0010;
MuxASel = 11;
FunSel(2A) = 01;
RegSel(2A) = DESTREG-2A-2

IR7=1,IR10=1

Opcode11T4: $ARF \leftarrow \text{NOT } ARF$

OutCSel = SRCREG1-2B-2
MuxCSel = 0;
FunSel(ALU) = 0010;
MuxBSel = 11;
FunSel(2B) = 01;
RegSel(2B) = DESTREG-2B-2

Opcode12: $DESTREG \leftarrow \text{LSL } SRCREG1$

IR7=0,IR10=0

Opcode12T4: $RF \leftarrow \text{LSL } RF$

OutASel = IR(5,6)
MuxCSel = 1;
FunSel(ALU) = 1010;
MuxASel = 11;
FunSel(2A) = 01;
RegSel(2A) = DESTREG-2A-2

IR7=0,IR10=1

Opcode12T4: $ARF \leftarrow \text{LSL } RF$

OutASel = IR(5,6)
MuxCSel = 1;
FunSel(ALU) = 1010;
MuxBSel = 11;
FunSel(2B) = 01;
RegSel(2B) = DESTREG-2B-2

IR7=1,IR10=0

Opcode12T4: $RF \leftarrow LSL\ ARF$

OutCSel = SRCREG1-2B-2;
MuxCSel = 0;
FunSel(ALU) = 1010;
MuxASel = 11;
FunSel(2A) = 01;
RegSel(2A) = DESTREG-2A-2

IR7=1,IR10=1

Opcode12T4: $ARF \leftarrow LSL\ ARF$

OutCSel = SRCREG1-2B-2;
MuxCSel = 0;
FunSel(ALU) = 1010;
MuxBSel = 11;
FunSel(2B) = 01;
RegSel(2B) = DESTREG-2B-2

Opcode13: $DESTREG \leftarrow LSR\ SRCREG1$

IR7=0,IR10=0

Opcode13T4: $RF \leftarrow LSR\ RF$

OutASel = IR(5,6)
MuxCSel = 1;
FunSel(ALU) = 1011;
MuxASel = 11;
FunSel(2A) = 01;
RegSel(2A) = DESTREG-2A-2

IR7=0,IR10=1

Opcode13T4: $ARF \leftarrow LSR\ RF$

OutASel = IR(5,6)
MuxCSel = 1;
FunSel(ALU) = 1011;
MuxBSel = 11;
FunSel(2B) = 01;
RegSel(2B) = DESTREG-2B-2

IR7=1,IR10=0

Opcode13T4: $RF \leftarrow LSR\ ARF$

OutCSel = SRCREG1-2B-2;
MuxCSel = 0;
FunSel(ALU) = 1011;
MuxASel = 11;
FunSel(2A) = 01;
RegSel(2A) = DESTREG-2A-2

IR7=1,IR10=1

Opcode13T4: $ARF \leftarrow LSR\ ARF$

OutCSel = SRCREG1-2B-2;
MuxCSel = 0;
FunSel(ALU) = 1011;
MuxBSel = 11;
FunSel(2B) = 01;
RegSel(2B) = DESTREG-2B-2

Opcode14: $PC \leftarrow Value$

Note: Addressing mode IM

Opcode14T4: $PC \leftarrow IROut(0,7)$

MuxBSel = 01;
RegSel(2B) = 001;
OutDSel =
FunSel = 01;

Opcode15: IF Z = 1 THEN $PC \leftarrow Value$

Note: Addressing mode IM

Z = 1:

Opcode15T4: $PC \leftarrow IROut(0,7)$

MuxBSel = 01;
RegSel(2B) = 001;
FunSel(2B) = 01;

Opcode16: IF Z = 0 THEN $PC \leftarrow Value$

Note: Addressing mode IM

Z = 0:

Opcode16T4: $PC \leftarrow IROut(0,7)$

MuxBSel = 01;
RegSel(2B) = 001;
FunSel(2B) = 01;

Opcode17: $M[SP] \leftarrow PC$, $SP \leftarrow SP-1$, $PC \leftarrow Value$

Note: Addressing mode IM

Opcode17T4: $M[SP] \leftarrow PC$

Read = 0;
Load = 1;
OutDSel = 10;
OutCSel = 00;
MuxCSel = 0;
FunSel(ALU) = 0000;

Opcode17T5: $SP \leftarrow SP-1$

RegSel(2B) = 100;
FunSel(2B) = 11;

Opcode17T6: $PC \leftarrow IROut(0,7)$

MuxBSel = 01;

RegSel(2B) = 01;

FunSel(2B) = 01;

Opcode18: $SP \leftarrow SP+1, PC \leftarrow M[SP]$

Opcode18T4: $SP \leftarrow SP+1$

RegSel(2B) = 100;

FunSel(2B) = 10;

Opcode18T5: $PC \leftarrow M[SP]$

OutDSel = 10;
Read = 1;
Load = 0
MuxBSel = 10;
RegSel(2B) = 001;
FunSel(2B) = 01;

5. Conclusion

In conclusion, during this project we gain technical knowledge as well as some soft skills. Due to COVID-19 pandemic we were forced to work online, this was a very challenging process but We believe that our abilities to do this have improved. We understood further how microprogrammed Control units work and how to implement them. It was a bit fard at first to wrap our heads around this concept but we eventually figured it out and implemented the necessary microprograms.