

This hardware is released under Creative Commons Share-alike 4.0 International (http://creativecommons.org/licenses/by-sa/4.0/). Note: This is a human-readable summary of (and not a substitute for) the license (http://creativecommons.org/licenses/by-sa/4.0/legalcode). You are free to: Share — copy and redistribute the material in any medium or format Adapt — remix, transform, and build upon the material for any purpose, even commercially. The licensor cannot revoke these freedoms as long as you follow the license terms. Under the following terms: Attribution — You must give appropriate credit, provide a link to the license, and indicate if changes were made. You may do so in any reasonable manner, but not in any way that suggests the licensor endorses you or your use. ShareAlike — If you remix, transform, or build upon the material, you must distribute your contributions under the same license as the original. No additional restrictions — You may not apply legal terms or technological measures that legally restrict others from doing anything the license permits. Notices: You do not have to comply with the license for elements of the material in the public domain or where your use is permitted by an applicable exception or limitation. No warranties are given. The license may not give you all of the permissions necessary for your intended use. For example, other rights such as publicity, privacy, or moral rights may limit how you use the material. Scalar Network Analyser Front Page TITLE SCALAR\_NETWORK\_ANALYSER FILE: 75.000.00.00.1.sch **REVISION: 20190402 A3** 


PAGE 01

OF 01

DRAWN BY: Bert Timmerman







DDS clock = 100 MHz
DDS output Z=200
Cut off frequency = 30 MHs

Cut off frequency = 30 MHz Null at DDS clk freq (100 MHz)

Scalar Network Analyser – Output stage (for simulation) schematic

TITLE SCALAR\_NETWORK\_ANALYSER

FILE: 75.003.00.02.01.sch

PAGE 01 OF 01

REVISION: 20190407

DRAWN BY: Bert Timmerman

A3