
```
1
 2
    Name Lamin Jammeh
 3
     CLass: EE417 Summer 2024
 4
    Lesson 07 HW Question 2
 5
    Group: Ron Kalin/ Lamin Jammeh
 6
     Project Description: Datapath module takes comman from controoler module and counts
7
     use a one hot count by shifting the value 1 left and right in an 8 bit input
8
9
     /*----*/
10
    module DataPath #(parameter WIDTH = 8, parameter CYCLES = 18) (
11
12
         input clk,
13
         input reset,
14
         input shift_left,
15
         input shift_right,
16
         input load,
         input [WIDTH-1:0] data_in,
17
18
         output reg [WIDTH-1:0] count,
19
         output reg done
20
    );
21
22
     reg [4:0] shift_reg; // 5-bit counter to count up to 18 CYCLES
23
     always @ (posedge clk or posedge reset)
24
25
     begin
         //condition for reset
26
27
         if (reset)
28
         begin
29
             count <= 8'b00000001; // output count at reset is the first state of the counter
30
             shift_reg <= 0;
31
             done \leq 0;
32
         end
33
         //condition to start loading the output
34
         else if (load)
35
         begin
             count <= data_in; // count is still 1 when load comes on</pre>
36
37
             shift_reg <= 1;
38
             done \leq 0:
39
40
         //condition to shift 1 left and right in count
41
         else if (shift_left || shift_right)
42
         begin
             if (shift_reg == CYCLES)
43
44
             begin
45
                 shift_reg <= 1;
46
                 count <= 8'b00000001;
47
                 //done <= 1;
48
             end
49
             else begin
                                                         //all start conditions are active,
50
                 shift_reg <= shift_reg + 1;</pre>
     increment shift_reg
                 //define a condition for counting up
51
52
                 if (shift_left)
53
                 begin
                    count <= {count[wIDTH-2:0], count[wIDTH-1]}; // Shift left by joining</pre>
54
     count[6:0] to count[7]
                 end
56
                 else if (shift_right)
57
58
                    count <= {count[0], count[WIDTH-1:1]}; // Shift right by joining count[0] to</pre>
     count[7:1]
59
                 end
60
             end
61
             done <= (shift_reg == CYCLES);</pre>
         end
62
     end
63
64
     endmodule
65
66
```

Date: June 30, 2024





Project: DataPath_controller

```
/*-----
1
2
    Name Lamin Jammeh
3
    CLass: EE417 Summer 2024
    Lesson 07 HW Question 2
5
    Group: Ron Kalin/ Lamin Jammeh
6
    Project Description: COntroller module sends control command to the Datapath to shift
7
    the value 1 left or right in an input data
                                           -----*/
8
9
10
    /*----*/
11
    module Controller (
12
        input clk,
13
        input reset,
14
        input done,
15
        output reg shift_left,
16
        output reg shift_right,
17
        output reg load
18
    );
19
20
    reg [1:0] state, next_state;
21
    22
23
24
25
26
27
    // State transition logic
28
    always @ (posedge clk or posedge reset) begin
29
        if (reset)
30
           state <= IDLE;</pre>
31
        else
32
           state <= next_state;</pre>
33
    end
34
35
    // Next state logic
    always @ (*) begin
36
37
        case (state)
38
            IDLE: next_state = LOAD;
           LOAD: next_state = SHIFT;
SHIFT: next_state = done ? DONE : SHIFT; //keep shifting if Done is false
39
40
41
           DONE: next_state = IDLE;
42
            default: next_state = IDLE;
43
        endcase
44
    end
45
46
    // Output logic
47
    always @ (*) begin
48
        shift_left = 0;
                         // Default direction
49
        shift_right = 0;
              load = 0;
50
51
        case (state)
52
           IDLE: begin
53
                  load = 1;
54
                end
55
           LOAD: begin
56
                  shift_left = 1;
57
                 end
58
           SHIFT: begin
                    if (shift_left)
59
60
                    begin
61
                      shift_left = 1;
                      shift_right = 0;
62
63
                   end
              else begin
64
65
                     shift_left = 0;
                     shift_right = 1;
66
67
                   end
68
            end
69
           DONE: begin
```


70 // No control signals
71 end
72 endcase
73 end
74
75 endmodule

Date: June 30, 2024 Project: Controller






```
/*-----
1
    Name Lamin Jammeh
3
    CLass: EE417 Summer 2024
    Lesson 07 HW Question 2
5
    Group: Ron Kalin/ Lamin Jammeh
6
    Project Description: This module combines submodule DataPath and Controller to perform
7
    the shift functions. It is the top module for the design
8
9
    /*----*/
10
    module DataPath_controller #(parameter WIDTH = 8, parameter CYCLES = 18) (
11
12
       input clk,
13
       input reset,
       input [WIDTH-1:0] data_in,
14
15
       output [WIDTH-1:0] count
16
    );
17
    wire shift_left, shift_right, load, done;
18
19
20
    DataPath #(WIDTH, CYCLES) datapath (
21
       .clk(clk),
22
       .reset(reset),
       .shift_left(shift_left),
23
       .shift_right(shift_right),
24
       .load(load),
25
26
       .data_in(data_in),
27
        .count(count),
        .done(done)
28
29
    );
30
31
    Controller controller (
        .clk(clk),
32
33
        .reset(reset),
        .done(done),
34
        .shift_left(shift_left),
35
        .shift_right(shift_right),
.load(load)
36
37
38
    );
39
40
    endmodule
41
```



53

endmodule

```
/*-----
    Name Lamin Jammeh
    CLass: EE417 Summer 2024
3
    Lesson 07 HW Question 2
 5
    Group: Ron Kalin/ Lamin Jammeh
    Project Description: This is testbench shows the outputs and how the value 1 is shifting
7
8
9
    /*----*/
10
    module DataPath_controller_tb ();
11
12
    //define registers and wires
13
    reg clk;
14
    reg reset;
    reg [7:0] data_in;
wire [7:0] count;
15
16
17
    wire shift_left;
18
    wire shift_right;
19
20
    //define the units under test UUT
21
    DataPath_controller #(8, 18) UUT (
                                            .clk(clk),
22
23
                                            .reset(reset),
24
                                           .data_in(data_in),
25
                                            .count(count)
26
                                           );
27
28
    //monitor internal probe
29
    assign count_up = UUT.controller.shift_left;
30
    assign count_down = UUT.controller.shift_right;
31
    //clock cycle
32
    initial
33
       begin
34
          c1k = 0;
35
          forever #10 clk = ~clk;
36
       end
37
38
    //count output is base on posedge of clk and reset
39
    //initialie reset and run enough clk cycle to get all desired counts
40
    initial
41
       begin
42
          reset = 1;
          data_in = 8'b00000001; //load initial value
43
44
          #10 reset = 0;
45
          #800 $stop;
                            //run clk for 100 time units change if necessary
46
       end
47
48
    //display results for each change in count
49
    initial
50
       begin
          $monitor ("Time: %0t | Count_up: %b | Count_down: %b | count: %b", $time, count_up,
51
    count_down, count);
52
       end
```



# Time:	0	Count_up:	0		Count_down:	0	1	count:	00000001		
# Time:	10	Count_up:	1		Count_down:	0	1	count:	00000001		
# Time:	30	Count_up:	0	١	Count_down:	1	1	count:	00000010		
# Time:	50	Count_up:	0		Count_down:	1	1	count:	00000001		
# Time:	70	Count_up:	0		Count_down:	1	1	count:	10000000		
# Time:	90	Count_up:	0	ı	Count_down:	1	1	count:	01000000		
# Time:	110	Count_up:	0		Count_down:	1	1	count:	00100000		
# Time:	130	Count_up:	0		Count_down:	1	1	count:	00010000		
# Time:	150	Count_up:	0	1	Count_down:	1	1	count:	00001000		
# Time:	170	Count_up:	0		Count_down:	1	1	count:	00000100		
# Time:	190	Count_up:	0	١	Count_down:	1	1	count:	00000010		
# Time:	210	Count_up:	0		Count_down:	1	1	count:	00000001		
# Time:	230	Count_up:	0		Count_down:	1	1	count:	10000000		
# Time:	250	Count_up:	0		Count_down:	1	1	count:	01000000		
# Time:	270	Count_up:	0		Count_down:	1	1	count:	00100000		
# Time:	290	Count_up:	0		Count_down:	1	1	count:	00010000		
# Time:	310	Count_up:	0		Count_down:	1	1	count:	00001000		
# Time:	330	Count_up:	0	ı	Count_down:	1	1	count:	00000100		
# Time:	350	Count_up:	0		Count_down:	1	1	count:	00000010		
# Time:	370	Count_up:	0		Count_down:	1	1	count:	00000001		
# Time:	390	Count_up:	0		Count_down:	0	1	count:	10000000		
# Time:	430	Count_up:	1		Count_down:	0	1	count:	00000001		
# Time:	450	Count_up:	0	1	Count_down:	1	1	count:	00000010		
# Time:	470	Count_up:	0		Count_down:	1	1	count:	00000001		
# Time:	490	Count_up:	0		Count_down:	1	1	count:	10000000		
# Time:	510	Count_up:	0		Count_down:	1	1	count:	01000000		
# Time:	530	Count_up:	0	١	Count_down:	1	1	count:	00100000		
# Time:	550	Count_up:	0		Count_down:	1	1	count:	00010000		
# Time:	570 I	Count_up:	0	١	Count_down:	1	1	count:	00001000		
# Time:	590	Count_up:	0		Count_down:	1	1	count:	00000100		
# Time:	610	Count_up:	0		Count_down:	1	1	count:	00000010		
# Time:	630	Count_up:	0	1	Count_down:	1	1	count:	00000001		
# Time:	650	Count_up:	0		Count_down:	1	1	count:	10000000		
# Time:	670	Count_up:	0		Count_down:	1	1	count:	01000000		
# Time:	690	Count_up:	0		Count_down:	1	1	count:	00100000		
# Time:	710	Count_up:	0		Count_down:	1	1	count:	00010000		
# Time:	730	Count_up:	0		Count_down:	1	1	count:	00001000		
					Count_down:						
# Time:	770	Count_up:	0		Count_down:	1	1	count:	00000010		
# Time:	790				Count_down:						
A PP No	to: Cator		Toox	0.0	/Immim/OnoDi	ni.	**	/Dogumer	ta/Cummon	2024/00417	Dworm