```
Name: Lamin Jammeh
3 CLass: CE6325 Fall 2024
   Project: 1,2
    Project Description: Teestbench for Project1
    **creeate a clock signal
    **Initialize all the input signals
7
    **apply some Sample Data in as [6325] in 10 time unit intervals
8
9
    **apply reset to test the reset signal
10
   **apply anothe set of sample Data in as [2024] in 10 time unit intervals
11
    **monitor the signals and end the test
12
    -----*/
13
14
15
   module FIR Filter Project1 tb;
16
17
    parameter order = 15;
18
   parameter word size in = 8;
19
   parameter word size out = 2 * word size in + 4;
20
21
   //declare ports for the design
22
         [word_size_out -1:0] Data_out;
           [word_size_in -1:0]
23
   req
                                Data in;
24
   reg
                                clock, reset;
25
    //declare the unit under test UUT
26
27
   FIR Filter Project1 UUT (.Data out (Data out),
28
                         .Data_in(Data_in),
29
                         .clock(clock),
30
                          .reset(reset)
31
                         );
32
33 // Instantiate the clock signal
34 initial
       begin
35
36
           clock = 0;
37
           forever #5 clock = ~clock;
38
       end
39
   //Instantiate the diiferent test scenarios to validate the design
40
41 //*****Scenario 1 initialize all input signals
42 initial
43
       begin
44
           reset = 1;
45
           Data in =0;
46
47
           #10 reset = 0; //wait for 10 timing units for the inital signals to go through
48
49
    //Scenario 2 apply some Data in samples and observe the outputs use [6 3 2 5] @ 100
    time unit intervals
50
           #150 Data in = 8'd6; //make sure time is long enough for Data in to
           mkae it to the last filter COefficient
51
           #150 Data in = 8'd3;
52
           #150
                 Data in = 8'd2;
53
           #150 Data in = 8'd5;
54
55 //Scenario 3 test the reset signal to validate the behavior
           56
57
58
59
   //Scenario 4 apple more samples to make sure the design works after reset
           #150 Data in = 8'd2;
60
                 Data_in = 8'd0;
61
           #150
62
           #150 Data in = 8'd2;
63
           #150 Data in = 8'd4;
64
65
   //stop the test
66
           #150 $stop;
67
        end
```