


Digital Circuit Design using FPGAs EE 417

Design Example: Binary to Gray code conversion

In modern digital communications, **Gray codes** play an important role in error correction. For example, in a digital modulation scheme such as QAM where data is typically transmitted in symbols of 4 bits or more, the signal's constellation diagram is arranged so that the bit patterns conveyed by adjacent constellation points differ by only one bit. By combining this with forward error correction capable of correcting single-bit errors, it is possible for a receiver to correct any transmission errors that cause a constellation point to deviate into the area of an adjacent point. This makes the transmission system less susceptible to noise.



(a) Use **Gate-level Verilog** code to design the combinational logic for the *Binary_2_Gray* converter module. Show your work including the Karnaugh maps for all output bits.

Decimal	Binary	Gray	Gray Decimal
0	0000	0000	0
1	0001	0001	1
2	0010	0011	3
3	0011	0010	2
4	0100	0110	6
5	0101	0111	7
6	0110	0101	5
7	0111	0100	4
8	1000	1100	12
9	1001	1101	13
10	1010	1111	15
11	1011	1110	14
12	1100	1010	10
13	1101	1011	11
14	1110	1001	9
15	1111	1000	8

	B3B2	B3B2	B3B2	B3B2
	00	01	11	10
B1Bo	40	_		
00	0	Ó	('	' \
B1Bo	0		1	,
01)	0	'	
B1Bo	0		,	,
11)	0	<i> </i>	'
B1Bo		٥	,	1
10	0	U		

	B3B2	B3B2	B3B2	B3B2
	00	01	11	10
B1Bo	(<i>.</i>	
00	0	/	1 \	0
B1Bo	>	\ .		7
01	0			D
B1Bo	-	0	^	-
11	1	O	0	
B1Bo		7	0	1
10		V		

	B3B2	B3B2	B3B2	B3B2
	00	01	11	10
B1Bo	٥		4	
00	J	<i>/</i>	0	(')
B1Bo	0	,	0	\
01	כ		7	1
B1Bo	D		\Diamond	١
11)		>	١ /
B1Bo	\Diamond	٧, ७	n	\bigcup
10)			U/

	B3B2	B3B2	B3B2	B3B2
	00	01	11	10
B1Bo		(5	\
00	O	O	0	0
B1Bo		1	1	
01		l		
B1Bo		\mathcal{O}	\sim	>
11	0			O
B1Bo	1)	1	
10		'	1	

$$G3 = B3$$

$$G2 = (^B3) B2 + B3 (^B2)$$

 $G1 = B2\&(^B1) + (^B2)\&B1$

G1 = **B1** xor **B2**

 $G0 = (^B1) B0 + B1 (^B0)$


G0 = B0 xor B1

```
Binary 2 Gray:M0
);
                                                                                        xor1
                                                                Binary[3..0]
                                                                                   2
              (Gray[2], Binary[3], Binary[2]);
(Gray[1], Binary[2], Binary[1]);
(Gray[0], Binary[1], Binary[0]);
xor xor1
xor xor2
                                                                                   3
xor xor3
                                                                                        xor2
           Gray[3] = Binary[3];
assign
                                                                                   1
endmodule
                                                                                   2
                                                                                        xor3
                                                                                   0
                                                                                                                  Gray[3..0]
                                                                                                       \overline{\alpha}
```

(b) Create a test-bench Binary_2_Gray_tb to test your design. The testbench should display all the possible input binary combinations along with the corresponding Gray code.

```
module Binary_2_Gray_tb ();
wire [3:0]
reg [3:0]
                  Gray;
                  Binary;
Binary_2_Gray
                       UUT
                                (Binary, Gray);
initial
begin
           Binary = 4'b0000;
          Binary = 4'b0001;
Binary = 4'b0010;
Binary = 4'b0011;
Binary = 4'b0011;
#10
#10
#10
           Binary = 4'b0100;
#10
#10
           Binary = 4'b0101;
           Binary = 4'b0110;
Binary = 4'b0111;
#10
#10
           Binary = 4'b1000:
#10
#10
           Binary = 4'b1001;
           Binary = 4'b1010;
Binary = 4'b1011;
#10
#10
           Binary = 4'b1100;
#10
#10
           Binary = 4'b1101;
          Binary = 4'b110;
Binary = 4'b1111;
Binary = 4'b0000;
#10
#10
#10
end
initial
begin
                           Binary = \%b = \%d : Gray = \%b = \%d ",
$monitor($time,, "
                           Binary, Binary,
                                                       Gray, Gray );
end
```

endmodule



```
VSIM 9> run
                             Binary = 0000 = 0 : Gray = 0000 = 0
Binary = 0001 = 1 : Gray = 0001 = 1
Binary = 0010 = 2 : Gray = 0011 = 3
                        10
                        20
                        30
                              Binary = 0011 = 3: Gray = 0010 = 2
                        40
                              Binary = 0100 = 4: Gray = 0110 = 6
                        50
                              Binary = 0101 = 5: Gray = 0111 = 7
                              Binary = 0110 = 6: Gray = 0101 = 5
Binary = 0111 = 7: Gray = 0100 = 4
Binary = 1000 = 8: Gray = 1100 = 12
                        60
                        70
                        80
                        90
                              Binary = 1001 = 9 : Gray = 1101 = 13
VSIM 10> run
                       100
                             Binary = 1010 = 10 : Gray = 1111 = 15
                            Binary = 1011 = 11 : Gray = 1110 = 14
Binary = 1100 = 12 : Gray = 1010 = 10
                       110
                       120
                       130
                             Binary = 1101 = 13 : Gray = 1011 = 11
                       140
                             Binary = 1110 = 14: Gray = 1001 = 9
                       150 Binary = 1111 = 15 : Gray = 1000 = 8
                       160 Binary = 0000 = 0 : Gray = 0000 = 0
```