
```
//ee417 lesson 4 Assignment 3 Part 2, L4A3P2
 1
    // Name: Lamin Jammeh, Date: 06-09-24 Group: Kalin/Jammeh
 2
 3
    //top module BCD_or_2421_up_down_counter
    module BCD_or_2421_up_down_counter(output [3:0] count_out,
 5
                                        input clk,
 6
                                        input reset,
7
                                        input enable,
8
                                        input select_up_down,
9
                                        input select_code2421_BCD );
10
    //define internal wires
11
    wire [3:0] downCount2421;
12
    wire [3:0] upCount2421;
    wire [3:0] count2421code;
wire [3:0] countBCD;
13
14
     //instantiate submodules
15
16
     code2421_downCounter DNCNT (downCount2421,clk,reset,enable);
     code2421_upCounter UPCNT (upCount2421, downCount2421);
17
18
    mux2to1_4bit MUX1 (downCount2421, upCount2421, select_up_down, count2421code);
    Weighted2421ToBCDConverter CONV (count2421code, countBCD);
19
    mux2to1_4bit MUX2 (count2421code, countBCD, select_code2421_BCD, count_out);
20
21
22
    endmodule
     //----BLOCK
23
        -----
24
     //code2421_down_counter using Moore FSM with case structure
25
    module code2421_downCounter (output reg [3:0] count,
26
                                  input clk,
27
                                  input reset,
28
                                  input enable);
29
     //define the states
30
    reg [3:0] state, next_state;
31
32
    //define parameters
33
34
35
    //sequential logic
36
     always @(posedge clk or posedge reset)
37
        if (reset)
38
              state <= 4'b1111:
        else if (enable) state<= next_state; //if reset high, reset, else..countdown</pre>
39
40
        always @ * //any variable changes, combinational logic from given state table
41
42
          case (state)
43
            0: begin //state 0
44
                next_state = 1;
45
                count=4'b1111;
46
              end
47
            1: begin //state 1
48
                next_state = 2;
49
                count=4'b1110;
50
              end
51
            2: begin //state 2
52
                next_state = 3;
53
                count=4'b1101;
54
              end
55
            3: begin //state 3
56
                next_state = 4;
57
                count=4'b1100;
58
              end
59
            4: begin //state 4
60
                next_state = 5;
61
                count=4'b1011;
62
              end
63
            5: begin //state 5
64
                next_state = 6;
65
                count=4'b0100;
66
              end
67
            6: begin //state 6
                next_state = 7;
68
```

Date: June 09, 2024

```
137
                   4'b1110: bcd = 4'b1000; // 8
138
                   4'b1111: bcd = 4'b1001; // 9
default: bcd = 4'b1111; // Default to unique value so invalid input code can be
139
140
      recognized
141
               endcase
142
      // Alternative description is given below
      //assign bcd = (weighted2421 < 5) ? weighted2421 : weighted2421 - 6;
143
144
      endmodule
145
```




Page 1 of 1 Revision: BCD\_or\_2421\_up\_down\_counter

```
//ee417 Lesson 4 Assignment 3 Part 2, L4A3P2
     //Name: Lamin Jammeh, Date: 06-09-24, Group: Kalin/Jammeh
 3
     //Testbench for BCD_or_2421_up_down_counter using Moore FSM with case structure
     //can select down or up counting for 2421code & also select (2421code or BCD) counting
 5
     //Step1 define test bench name
 6
     module BCD_or_2421_up_down_counter_tb();
     /* original module declaration
8
     module BCD_or_2421_up_down_counter(output [3:0] count_out,
9
                                            input clk,
10
                                           input reset,
11
                                           input enable,
12
                                           input select_up_down,
13
                                           input select_code2421_BCD );*/
14
     //Step2 define inputs as registers, outputs as wires
15
     reg clk, rst,enable, select_up_down, select_code2421_BCD;
16
     wire [3:0] count_out;
17
     //internal probe wires: observe change in state..this gives Questa error if not enough
     digits
18
     wire [3:0] downCount2421;
     wire [3:0] upCount2421;
19
20
     wire [3:0] count2421code;
21
     wire [3:0] countBCD;
22
     //wire [2:0] state, next_state;
23
24
     //Step3 define unit under test
25
     BCD_or_2421_up_down_counter UUT (count_out,clk,rst,enable,select_up_down,
26
                                         select_code2421_BCD);
27
28
     //internal probes to track logic and troubleshoot
29
     assign downCount2421= UUT.downCount2421;
30
     assign upCount2421= UUT.upCount2421;
31
     assign count2421code= UUT.count2421code;
32
     assign countBCD= UUT.countBCD;
33
     //assign next_state= UUT.next_state;
34
35
     //Step4 open initial block, define all possible input combinations
36
     // Clock generation (adjust the period as needed)
37
     initial begin
38
       c1k=0;
39
       forever
40
       #5 clk = \simclk;
41
     end
42
43
     initial //reset is active high, longer time to count when reset is inactive (low)
44
      begin //4 cases with two selects
       rst = 1'b1; //reset on
45
       # 10 rst = 1'b0; enable=1'b1; select_up_down=1'b0; select_code2421_BCD=1'b0;
46
47
       //reset off, enable on, select down, select 2421
       #120 rst = 1'b1; //reset on
48
       # 20 rst = 1'b0; enable=1'b1; //reset off, enable on
49
50
       # 60 enable=1'b0; //enable off: freeze count
51
52
         # 10 rst = 1'b0; enable=1'b1; select_up_down=1'b0; select_code2421_BCD=1'b1;
       //reset off, enable on, select down, select BCD
#120 rst = 1'b1; //reset on
53
54
       # 20 rst = 1'b0; enable=1'b1; //reset off, enable on
55
       # 60 enable=1'b0; //enable off: freeze count
56
57
       # 10 rst = 1'b0; enable=1'b1; select_up_down=1'b1; select_code2421_BCD=1'b0;
//reset off, enable on, select up, select 2421
#120 rst = 1'b1; //reset on
58
59
60
       # 20 rst = 1'b0; enable=1'b1; //reset off, enable on
61
62
       # 60 enable=1'b0; //enable off: freeze count
63
64
       # <mark>10</mark> rst = <mark>1'b0</mark>; enable=<mark>1'b1</mark>; select_up_down=<mark>1'b1</mark>; select_code2421_BCD=<mark>1'b1</mark>;
       //reset off, enable on, select up, select BCD
65
       #120 rst = 1'b1; //reset on
66
       # 20 rst = 1'b0; enable=1'b1; //reset off, enable on
67
       # 60 enable=1'b0; //enable off: freeze count
68
```

```
69
70
         #100 $stop; //close debug window to view waveform viewer
71
72
      //Step5 Display the results
initial begin //monitor counter value
73
74
      $display("_____output_count_out = -count-)'
$monitor("clk_in = %b: rst_in = %b: enable_in=%b: select_up_down=%b:
select_code2421_BCD=%b: output_count_out = %d ",
75
                                                                    _output_count_out = -count-);
76
         clk, rst, enable, select_up_down, select_code2421_BCD, count_out);
77
78
       endmodule
79
```

Date: June 09, 2024

80



## Part of the Simulation transcript

```
output_count_out = -count-
# clk_in = 0: rst_in = 1: enable_in=x: select_up_down=x: select_code2421_BCD=x: output_count_out =
# clk_in = 1: rst_in = 1: enable_in=x: select_up_down=x: select_code2421_BCD=x: output_count_out =
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out =
# clk_in = 1: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 15
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 15
# clk_in = 1: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 14
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 14
# clk_in = 1: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 13
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 13
# clk_in = 1: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 12
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 12
# clk_in = 1: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 11
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out = 11
# clk_in = 1: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out =
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out =
# clk_in = 1: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out =
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out =
# clk_in = 1: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out =
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out =
# clk_in = 1: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out =
# clk_in = 0: rst_in = 0: enable_in=1: select_up_down=0: select_code2421_BCD=0: output_count_out =
# ** Note: $stop : C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 04/Quartu
# Time: 940 ps Iteration: 0 Instance: /BCD_or_2421_up_down_counter_tb
# Break in Module BCD_or_2421_up_down_counter_tb at C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable L
```

## The simulation summary shows the following

- The system takes in a code2421 and counts it down in the first block
- In the second block the output sends to code2421 upCounter and a selector block
- Block three is the selector block 1 it takes input from the downCounter and the upCounter
  - It uses a select bit to determine which input to output
- The third block is a code2421 to BCD converter
  - o Takes input from the selector or third block and outputs BCD
- The final block is another selector block
  - Takes input from the first selector block and code2421 to BCD converter block
  - o Outputs either a BCD code or code2421 depending on a select bit