
## **BCD** checker example:

Consider the following testbench code and the corresponding simulation results.

## endmodule



(a) Write down the Verilog code for the module **BCD\_checker** using a **case** structure.

(b) Design the **BCD\_checker** as a primitive. Make any necessary adjustment that you need.

```
The BCD_checker design using a primitive:
primitive BCD_primitive (output flag, input d3,d2,d1,d0);
table
 //
       d3
               d2
                       d1
                               d0
                                             flag
                                             0;
        0
               0
                       0
                               0
                               ĭ
               0
                       0
                                             0;
0;
0;
        0
        0
               0
                       1
                               0
        0
               0
                       1
                               1
                       \bar{0}
                               ō
        0
               1
1
1
1
0
                               10
                       0
        0
                                             0;
                                             0;
        0

    \begin{array}{c}
      1 \\
      1 \\
      0 \\
      0 \\
      1 \\
      1 \\
      0 \\
      0
    \end{array}

        Ō
                               1
                                             0;
0;
0;
                               0
               0
                               1
0
1
0
1
               0
               0
               1
1
                                             1;
1;
1;
1;
               1
                       1
                               0
endtable
endprimitive
module BCD_checker (data, flag);  // wrapper module
input [3:0]
                    data;
output
                    flag;
BCD_primitive
                                  (flag, data[3], data[2], data[1], data[0]);
                        Mo
endmodule
```

