```
// ee417 lesson 10 Assignment 2 L10A2 & A3
     // Name: Ron Kalin, Date: 07-18-24 Group: Kalin/Jammeh
 3
     // Design: FIR filter chain of cascaded MACs, given 4-bit coefficients
 4
     // inputs are 4-bit positive values, output register is 11 parallel bits
 5
     // top level module
     module Pipeline_FIR (FIR_pipeline_A, FIR_pipeline_B, FIR_pipeline_C,
 7
                              FIR_MAC, Sample_in, clock, reset);
 8
9
                                = 6; // order of the filter
     parameter FIR_order
     parameter sample_size = 4; // word size of input samples max 15
parameter weight_size = 5; // component of word_size_out max 31
10
11
12
     parameter word_size_out = sample_size + weight_size + 3; // max possible output
     15*31*(6+1)= 12digits
13
14
               [word_size_out -1: 0] FIR_MAC;
     output
                                                         //declare outputs
15
     output
               [word_size_out -1: 0] FIR_pipeline_A;
16
     output
               [word_size_out -1: 0] FIR_pipeline_B;
17
               [word_size_out -1: 0] FIR_pipeline_C;
     output
18
19
     input
               [sample_size -1: 0] Sample_in;
                                                      //declare inputs
20
     input
                                      clock, reset;
21
               [word_size_out -1: 0] FIR_assign; //internal wire
22
     wire
23
     //instantiate submodules
24
     noPipeline_FIR M1 ( FIR_MAC, FIR_assign, Sample_in, clock, reset );
25
     Pipeline_FIR_a M2 (FIR_pipeline_A, Sample_in, clock, reset ); //pipe @ mult out
     Pipeline_FIR_b M3 (FIR_pipeline_B, Sample_in, clock, reset ); //pipe @ every sum in Pipeline_FIR_c M4 (FIR_pipeline_C, Sample_in, clock, reset ); //pipe @ every other sum in
26
27
28
29
     endmodule
30
31
     //multiply and accumulate MAC
32
     module MAC (Acc_out, Sample_in, b, Acc_in );
     parameter sample_size = 4; // word size of input samples max 15
parameter weight_size = 5; // component of word_size_out max 31
33
34
35
     parameter word_size_out = sample_size + weight_size + 3; // max possible output
     15*31*(6+1)=3255, 12 digits
36
     output [word_size_out-1: 0] Acc_out;
37
     input [sample_size -1: 0] Sample_in, b, Acc_in;
38
39
     assign Acc_out = (Sample_in * b) + Acc_in;
40
     endmodule
41
42
     //FIR with no pipeline using combinational logic
43
     module noPipeline_FIR ( FIR_out_MAC, FIR_out_assign, Sample_in, clock, reset );
44
     parameter FIR_order = 6; // order of the filter
parameter sample_size = 4; // word size of input samples max 15
parameter weight_size = 5; // component of word_size_out max 31
45
46
47
     parameter word_size_out = sample_size + weight_size + 3; // max possible output
48
     15*31*(6+1)=3255, 12 digits
49
     output reg [word_size_out -1: 0] FIR_out_MAC;
50
                                                                  //declare outputs
51
     output reg [word_size_out -1: 0] FIR_out_assign;
52
53
     input [sample_size -1: 0] Sample_in;
                                                     //declare inputs
54
     input
                                     clock, reset;
55
56
     //internal wires
              [word_size_out -1: 0] Acc0, Acc1, Acc2, Acc3, Acc4, Acc5, Acc6;
57
     wire
              [word_size_out -1: 0] comb_out;
58
     wire
59
60
     //filter coefficients given
     //b0 = 2, b1 = 5, b2 = 9, b3 = 14, b4 = 9, b5 = 5, and b6 = 2
61
     parameter b0 = 4'd2:
62
     parameter b1 = 4'd5;
63
     parameter b2 = 4'd9;
64
     parameter b3 = 4'd14;
65
66
     parameter b4 = 4'd9;
     parameter b5 = 4'd5;
67
```

Date: July 21, 2024

```
parameter b6 = 4'd2;
 68
 69
 70
      reg [sample_size -1: 0] Sample_Array [1: FIR_order]; //7th coefficient multipled by Data_in
 71
      integer k;
 72
 73
      MAC MO ( Acc0, Sample_in,
                                          b0, 0
                                                    ); //combinational logic
      MAC M1 ( Acc1, Sample_Array [1], b1, Acc0 ); //combinational logic
 74
      MAC M2 ( Acc2, Sample_Array [2], b2, Acc1 ); //combinational logic
 75
 76
      MAC M3 ( Acc3, Sample_Array [3], b3, Acc2 ); //combinational logic
      MAC M4 ( Acc4, Sample_Array [4], b4, Acc3 ); //combinational logic
 77
      MAC M5 (Acc5, Sample_Array [5], b5, Acc4); //combinational logic
 78
 79
      MAC M6 (Acc6, Sample_Array [6], b6, Acc5); //combinational logic
 80
 81
      //alternate way to create combinational logic
 82
      assign comb_out = b0 * Sample_in
                        + b1 * Sample_Array[1]
 83
                        + b2 * Sample_Array[2]
 84
                        + b3 * Sample_Array[3]
 85
 86
                        + b4 * Sample_Array[4]
                        + b5 * Sample_Array[5]
 87
                        + b6 * Sample_Array[6];
 88
 89
 90
      always @ (posedge clock)
 91
         if (reset == 1) begin
 92
            for (k = 1; k \leftarrow FIR\_order; k=k+1)
 93
                 Sample_Array[k] <= 0; //set registers to zero
 94
                 FIR_out_MAC
                                   <= 0;
 95
                 FIR_out_assign <= 0;</pre>
 96
         end
 97
         else begin
                                   <= Sample_in:
 98
                 Sample_Array [1]
 99
                    for (k = 2; k)
                                    <= FIR_order; k= k+1)
100
                    Sample_Array[k]<= Sample_Array[k-1];</pre>
101
                    FIR_out_assign <= comb_out;
                    FIR_out_MAC
102
                                     <= Acc6;
103
         end
104
      endmodule
105
106
      // pipeline structure a: FIR filter w/ pipeline registers placed
107
      // at multiplier outputs
108
      module Pipeline_FIR_a ( FIR_out_pipeline, Sample_in, clock, reset);
109
      parameter FIR_order = 6; // order of the filter
parameter sample_size = 4; // word size of input samples max 15
parameter weight_size = 5; // component of word_size_out max 31
110
111
112
113
      parameter word_size_out = sample_size + weight_size + 3; // max possible output
      15*31*(6+1) = 12 digits
114
      parameter product_size = sample_size + weight_size;
115
116
      output reg [word_size_out -1: 0] FIR_out_pipeline; //declare outputs
117
118
                                                    //declare inputs
      input
               [sample_size -1: 0] Sample_in;
119
      input
                                     clock, reset;
120
      //filter coefficients given
121
122
      //b0 = 2, b1 = 5, b2 = 9, b3 = 14, b4 = 9, b5 = 5, and b6 = 2
      parameter b0 = 4'd2;
123
124
      parameter b1 = 4'd5;
125
      parameter b2 = 4'd9;
126
      parameter b3 = 4'd14;
127
      parameter b4 = 4'd9;
      parameter b5 = 4'd5;
128
      parameter b6 = 4'd2;
129
130
131
      reg [sample_size -1: 0] Sample_Array [1: FIR_order]; //7th coefficient multipled by Data_in
132
      integer k;
133
134
      reg [product_size -1: 0] PR[0 : FIR_order]; // array format
135
136
      always @ (posedge clock)
```

```
if (reset == 1) begin
137
138
              // input shift register
139
              for (k = 1; k \le FIR\_order; k = k + 1) //saves code lines
140
                     Sample_Array [k] <= 0;
141
              // pipeline register
142
              for (k = 0; k \le FIR\_order; k = k + 1) //saves code lines
143
                     PR [k]
                              <= 0;
144
              // output register
145
              FIR_out_pipeline <= 0;</pre>
146
              end
147
148
          else begin
149
              // input shift register
150
              Sample_Array [1] <= Sample_in;
151
                for (k = 2; k)
                               <= FIR_order; k=k+1)
152
                   Sample_Array [k] \le Sample_Array [k-1];
153
              // pipeline register
              PR[0] \leftarrow b0 * Sample_in;
                                                // find products
154
155
              PR[1] <= b1 * Sample_Array[1];</pre>
              PR[2] <= b2 * Sample_Array[2];</pre>
156
              PR[3] <= b3 * Sample_Array[3];</pre>
157
              PR[4] <= b4 * Sample_Array[4];</pre>
158
              PR[5] <= b5 * Sample_Array[5];</pre>
159
160
              PR[6] <= b6 * Sample_Array[6];</pre>
161
              // output register, sum products
              FIR_out_pipeline <= PR[0] + PR[1] + PR[2] + PR[3] + PR[4] + PR[5] + PR[6];
162
163
              end
164
      endmodule
165
166
      // Alternative pipeline structure b: FIR filter w/ pipeline registers placed
167
168
      // at adder inputs
169
      module Pipeline_FIR_b ( FIR_out, Sample_in, clock, reset);
170
171
      parameter FIR_order
                               = 6; // order of the filter
      parameter sample_size = 4; // word size of input samples max 15
parameter weight_size = 5; // component of word_size_out max 31
172
173
174
      parameter word_size_out = sample_size + weight_size + 3; // max possible output
      15*31*(6+1) = 12 digits
175
      parameter product_size = sample_size + weight_size;
176
177
      output reg [word_size_out -1: 0] FIR_out; //declare outputs
178
179
                                                     //declare inputs
      input
               [sample_size -1: 0] Sample_in;
180
      input
                                     clock, reset;
181
182
      //filter coefficients given
      //b0 = 2, b1 = 5, b2 = 9, b3 = 14, b4 = 9, b5 = 5, and b6 = 2 parameter b0 = 4'd2;
183
184
185
      parameter b1 = 4'd5;
      parameter b2 = 4'd9;
186
      parameter b3 = 4'd14;
187
      parameter b4 = 4'd9;
188
189
      parameter b5 = 4'd5;
      parameter b6 = 4'd2;
190
191
      reg [sample_size -1: 0] Sample_Array [1: FIR_order]; //7th coefficient multipled by Data_in
192
193
      integer k;
194
195
      reg [product_size -1: 0] PRO [0 : FIR_order];
                                                          // array format
196
           [product_size -1: 0] PR1 [0 : FIR_order];
197
          [product_size -1: 0] PR2 [0 : FIR_order];
198
          [product_size -1: 0] PR3 [0 : FIR_order];
199
      reg [product_size -1: 0] PR4 [0 : FIR_order];
      reg [product_size -1: 0] PR5 [0 : FIR_order];
200
201
202
      always @ (posedge clock)
           if (reset == 1) begin
203
204
              // input shift register
205
              for (k = 1; k \le FIR\_order; k = k + 1)
```

```
206
                       Sample_Array [k] <= 0;
207
               // pipeline register PRO
208
               for (k = 0; k \leftarrow FIR\_order; k = k + 1)
209
                       PR0[k]
                                <= <mark>0</mark>;
210
               // pipeline register PR1
211
               for (k = 0; k \le FIR\_order; k = k + 1)
212
                       PR1[k]
                                <= 0;
213
               // pipeline register PR2
               for (k = 0; k \le FIR\_order; k = k + 1)
214
215
                       PR2[k]
                                <= 0;
216
               // pipeline register PR3
               for (k = 0; k \le FIR\_order; k = k + 1)
217
218
                       PR3[k] <= 0;
219
               // pipeline register PR4
220
               for (k = 0; k \le FIR\_order; k = k + 1)
221
                       PR4[k]
                                <= 0;
222
                // pipeline register PR5
               for (k = 0; k \le FIR\_order; k = k + 1)
223
224
                                <= 0;
                      PR5[k]
225
               // output register
226
               FIR_out <= 0;
227
               end
228
229
          else begin
230
               // input shift register
               Sample_Array [1] <= Sample_in;
for (k =2; k <= FIR_ord</pre>
231
232
                                    <= FIR_order; k=k+1)
                    Sample_Array[k] <= Sample_Array[k-1];
233
234
               // pipeline register PRO
                                                      // find products
235
               PRO[0] \leftarrow b0 * Sample_in;
               PR0[1] <= b1 * Sample_Array[1];</pre>
236
               PR0[2] <= b2 * Sample_Array[2];</pre>
237
238
               PR0[3] \leftarrow b3 * Sample\_Array[3];
               PRO[4] <= b4 * Sample_Array[4];
PRO[5] <= b5 * Sample_Array[5];
239
240
               PR0[6] <= b6 * Sample_Array[6];</pre>
241
242
243
               // pipeline register PR1
244
               PR1[1] \leftarrow PR0[0] + PR0[1];
               PR1[2] <= PR0[2];
245
               PR1[3] \leftarrow PR0[3];
246
               PR1[4] <= PR0[4];
PR1[5] <= PR0[5];
PR1[6] <= PR0[6];
247
248
249
250
251
               // pipeline register PR2
252
               PR2[2] \leftarrow PR1[1] + PR1[2];
253
               PR2[3] \leftarrow PR1[3];
254
               PR2[4] <= PR1[4];
               PR2[5] <= PR1[5];
255
               PR2[6] <= PR1[6];
256
257
258
               // pipeline register PR3
259
               PR3[3] \leftarrow PR2[2] + PR2[3];
               PR3[4] \leftarrow PR2[4];
260
               PR3[5] <= PR2[5];
261
               PR3[6] \leftarrow PR2[6];
262
263
264
               // pipeline register PR4
               PR4[4] \leftarrow PR3[3] + PR3[4];
265
               PR4[5] <= PR3[5];
266
               PR4[6] <= PR3[6];
267
268
269
               // pipeline register PR5
270
               PR5[5] \leftarrow PR4[4] + PR4[5];
               PR5[6] <= PR4[6];
271
272
273
               // output register, sum products
274
               FIR_out <= PR5[5] + PR5[6];
275
               end
```

```
endmodule
276
277
278
      // Alternative pipeline structure c: FIR filter w/ pipeline registers placed
279
      // at every other adder input
280
      module Pipeline_FIR_c ( FIR_out, Sample_in, clock, reset);
281
282
      parameter FIR_order
                                = 6; // order of the filter
283
      parameter sample_size = 4; // word size of input samples max 15
284
      parameter weight_size = 5; // component of word_size_out max 31
285
      parameter word_size_out = sample_size + weight_size + 3; // max possible output
      15*31*(6+1) = 12digits
286
      parameter product_size = sample_size + weight_size;
287
288
      output reg [word_size_out -1: 0] FIR_out; //declare outputs
289
290
                [sample_size -1: 0] Sample_in;
                                                      //declare inputs
      input
291
      input
                                       clock, reset;
292
293
      //filter coefficients given
      //b0 = 2, b1 = 5, b2 = 9, b3 = 14, b4 = 9, b5 = 5, and b6 = 2 parameter b0 = 4'd2;
294
295
296
      parameter b1 = 4'd5;
      parameter b2 = 4'd9;
297
298
      parameter b3 = 4'd14;
299
      parameter b4 = 4'd9;
      parameter b5 = 4'd5;
300
      parameter b6 = 4'd2;
301
302
303
       reg [sample_size -1: 0] Sample_Array [1: FIR_order]; //7th coefficient multipled by Data_in
304
      integer k;
305
306
       reg [product_size -1: 0] PRO [0 : FIR_order];
                                                           // array format
307
       reg [product_size -1: 0] PR1 [0 : FIR_order];
308
       reg [product_size -1: 0] PR2 [0 : FIR_order];
309
       /*reg [product_size -1: 0] PR3 [0 : FIR_order];
      reg [product_size -1: 0] PR4 [0 : FIR_order];
reg [product_size -1: 0] PR5 [0 : FIR_order];*/
310
311
312
313
      always @ (posedge clock)
314
           if (reset == 1) begin
315
               // input shift register
               for (k = 1; k \leftarrow FIR\_order; k = k + 1)
316
                     Sample_Array [k] \ll 0;
317
              // pipeline register PR0 for (k = 0; k \le FIR\_order; k = k + 1)
318
319
                     PR0[k]
320
                               <= <mark>0</mark>;
              // pipeline register PR1
for (k = 0; k <= FIR_order; k = k +1)</pre>
321
322
323
                     PR1[k]
                               <= <mark>0</mark>;
324
               // pipeline register PR2
               for (k = 0; k \le FIR\_order; k = k + 1)
325
                     PR2[k]
326
                               <= 0;
               /*// pipeline register PR3
327
               for (k = 0; k \leftarrow FIR\_order; k = k + 1)
328
                     PR3[k]
329
                               <= 0;
               // pipeline register PR4
330
              for (k = 0; k \le FIR\_order; k = k + 1)
331
                     PR4[k]
332
                               <= 0;
               // pipeline register PR5
333
              for (k = 0; k \le FIR\_order; k = k + 1)
334
                               <= 0;*/
335
                     PR5[k]
336
               // output register
337
              FIR_out <= 0;</pre>
338
              end
339
340
          else begin
341
               // input shift register
342
              Sample_Array [1] <= Sample_in;</pre>
343
                 for (k = 2; k
                                     <= FIR_order; k=k+1)
                   Sample_Array[k] <= Sample_Array[k-1];</pre>
344
```

```
// pipeline register PRO, array of 7 products
345
346
              PR0[0] <= b0 * Sample_in;
                                                  // find products
347
              PR0[1] <= b1 * Sample_Array[1];</pre>
              PR0[2] <= b2 * Sample_Array[2];</pre>
348
              PR0[3] <= b3 * Sample_Array[3];</pre>
349
              PRO[4] \leftarrow b4 * Sample\_Array[4];
350
              PR0[5] <= b5 * Sample_Array[5];
351
              PRO[6] <= b6 * Sample_Array[6];
352
353
354
              // pipeline register PR1, array of 5 entries
355
              PR1[2] \leftarrow PR0[0] + PR0[1] + PR0[2]; //+ PR1[1] + PR1[2];
356
              PR1[3] \leftarrow PR0[3];
357
              PR1[4] <= PR0[4];
358
              PR1[5] <= PR0[5];
359
              PR1[6] <= PR0[6];
360
361
              // pipeline register PR2, array of 3 entries
              PR2[4] <= PR1[2] + PR1[3] + PR1[4];
PR2[5] <= PR1[5];
362
363
364
              PR2[6] <= PR1[6];
365
366
              // output register, sum products
367
              FIR_out <= PR2[4] + PR2[5] + PR2[6];
368
369
      endmodule
370
```