```
/*-----
    Name Lamin Jammeh
 3
     CLass: EE417 Summer 2024
 4
    FINAL PROJECT: Datapath
    Group: Ron Kalin/ Lamin Jammeh
    Project Description: The Datapath module computes Filters the input Sample by Multiplying
 6
    and Accumulating
7
     ----*/
 8
9
    module Pipeline_FIR_DataPath (FIR_out, Sample_in, clock, reset);
10
11
     //define the parameter sets for the design
    12
                                     //maximum sample value is 63
13
14
                                                     //maximum value may be 31
     parameter word_size_out = Sample_size + weight_size + 3; //log2(2^2 * 2^5 * (order+1))
15
16
17
     //define output
18
    output reg [word_size_out -1:0] FIR_out;
19
20
     //define inputs
     input [Sample_size -1:0] Sample_in;
21
                               clock, reset:
22
     input
23
     //define the filter coefficients
24
25
     parameter b0 = 5'd3;
    parameter b1 = 5'd7:
26
    parameter b2 = 5'd20;
parameter b3 = 5'd7;
parameter b4 = 5'd3;
27
28
29
30
           [Sample_size -1:0] Sample_Array[1:FIR_order]; //5th coefficient
31
    multiplied by Data_in
     integer k;
33
34
     //define PRO to PR3 as registers
    reg    [word_size_out -1:0] PR0 [0:FIR_order];
reg     [word_size_out -1:0] PR1 [1:FIR_order];
reg     [word_size_out -1:0] PR2 [2:FIR_order];
35
36
37
              [word_size_out -1:0] PR3 [3:FIR_order];
38
39
40
     //define the transition logic
     always @ (posedge clock)
41
42
       if (reset == 1)
43
                         -----
        if reset is high do the following
44
45
        ****set all Pipeline registers to zero
        ***********\stackrel{\cdot}{\text{IR}} = 0 Input register
46
       ***********PR[0:order-1] = 0 Pipeline register
47
       **************OR = 0 Output register
48
49
50
          begin
51
          //The input shift register
52
             for (k=1; k \le FIR\_order; k = k + 1)
53
                 Sample_Array[k] <= 0;</pre>
54
55
           //The pipeline register
              for (k = 0; k <= FIR_order; k = k + 1)

PRO[k] <= 0;
56
57
58
           //The pipeline register
59
             for (k = 1; k \le FIR\_order; k = k + 1)
60
                 PR1[k] <= 0;
61
           //The pipeline register
62
             for (k = 2; k \leq FIR\_order; k = k + 1)
63
                PR2[k] <= 0;
64
           //The pipeline register
65
```

111

112

endmodule

```
66
               for (k = 3; k \le FIR\_order; k = k + 1)
 67
                  PR3[k] <= 0;
 68
 69
            //The outpput register
 70
                   FIR_out <= 0;
 71
 72
         else
         /*----
 73
 74
         if reset is low do the following
         *********1 => move the Sample in into a cutset (Input register) to reduce idle time
 75
      of the input
 76
         ******** => insert the PR at the input of the add and perform x[n] * b(n) and save
      77
      in the Output register
 78
 79
            beain
            //The input shift register
 80
 81
               Sample_Array[1] <= Sample_in;</pre>
               for (k = 2; k \leftarrow FIR\_order; k = k + 1)
 82
 83
                  Sample_Array[k] <= Sample_Array[k-1];</pre>
 84
 85
            //The pipeline register at PRO
                PRO[0] \leftarrow b0 * Sample_in;
 86
                PRO[1] \ll b1 * Sample\_Array[1];
 87
                PR0[2] <= b2 * Sample_Array[2];</pre>
 88
                PR0[3] <= b3 * Sample_Array[3];</pre>
 89
 90
                PRO[4] \leftarrow b4 * Sample\_Array[4];
 91
 92
            //The pipeline register at PR1
 93
                PR1[1] <= b1 * Sample_Array[1] + PR0[1];
                PR1[2] <= b2 * Sample_Array[2];</pre>
 94
 95
                PR1[3] <= b3 * Sample_Array[3];</pre>
                PR1[4] \leftarrow b4 * Sample\_Array[4];
 96
 97
 98
            //The pipeline register at PR2
                PR2[2] <= b2 * Sample_Array[2] + PR1[2];
PR2[3] <= b3 * Sample_Array[3];
PR2[4] <= b4 * Sample_Array[4];
 99
100
101
102
103
            //The pipeline register at PR3
                PR3[3] \leftarrow b3 * Sample\_Array[3] + PR2[3];
104
                PR3[4] <= b4 * Sample_Array[4];</pre>
105
106
107
            //The outpput register
108
                   FIR_out <= PR3[3] + PR3[4];
109
            end
110
```