```
// Name Lamin Jammeh / Ron Kalin
     // EE417 Date: 08-03-2024, Group: Ron Kalin/ Lamin Jammeh
 3
     // FINAL PROJECT: FIR MAC Datapath
 4
     // Description: Datapath module computes/filters input Sample by Multiplying and Accumulating
 5
     module Pipeline_FIR_DataPath (FIR_out, Sample_in, clock, reset);
 6
     //define the parameter sets for the design
7
8
                                  = 4;
     parameter FIR_order
                                  = 6;
9
     parameter Sample_size
                                                        //maximum sample value is 63
10
                                                         //maximum value may be 31
     parameter weight_size
                                  = 5;
11
                                  = Sample_size + weight_size + \frac{3}{1}; \frac{1}{3}; \frac{1}{3} (order+1)
     parameter word_size_out
12
13
     //define output
14
     output reg [word_size_out -1:0] FIR_out;
15
16
     //define inputs
17
     input
               [Sample_size -1:0]
                                        Sample_in;
18
     input
                                        clock, reset;
19
20
     //define the filter coefficients
                 b0 = 5'd3;
21
     parameter
22
                  b1 = 5'd7;
     parameter
23
                  b2 = 5'd20;
     parameter
                  b3 = 5'd7;
24
     parameter
25
                  b4 = 5'd3;
     parameter
26
27
                  [Sample_size -1:0]
                                        Sample_Array[1:FIR_order]; //5th coefficient multiplied by
     reg
     Data_in
28
     integer
                  k;
29
30
     //define PRO to PR3 as registers
31
               [word_size_out -1:0] PR0 [0:FIR_order];
     rea
32
               [word_size_out -1:0] PR1 [1:FIR_order];
     reg
33
               [word_size_out -1:0] PR2 [2:FIR_order];
     reg
34
               [word_size_out -1:0] PR3 [3:FIR_order];
35
36
     //define the transition logic
37
     always @ (posedge clock)
38
        if (reset == 1) // reset high
39
           set all Pipeline registers to zero: IR = 0
                                                               Input register
        //
40
                                                  PR[0:order-1] = 0 Pipeline register
41
                                                  OR = 0
                                                               Output register
42
           begin
43
               for (k=1; k \leftarrow FIR\_order; k = k + 1)
                  Sample_Array[k] <= 0; // input shift register
44
               for (k = 0; k \le FIR\_order; k = k + 1)
45
                                // pipeline register 0
46
                  PRO[k] <= 0;
47
               for (k = 1; k \le FIR\_order; k = k + 1)
48
                  PR1[k] <= 0;
                                // pipeline register 1
49
               for (k = 2; k \le FIR\_order; k = k + 1)
                  PR2[k] <= 0; // pipeline register 2</pre>
50
51
               for (k = 3; k \le FIR\_order; k = k + 1)
52
                                // pipeline register 3
                  PR3[k] <= 0;
53
54
                  FIR_out <= 0; // output register
55
           end
        else
56
57
        // reset low
58
        // 1 => move Sample_in into a cutset (Input register) to reduce input idle time
        // 2 => insert the PR at the input of the add and perform x[n] * b(n) and save in
59
     Pipeline register (PRn[n-1])
        // 3 => add all the PR registers at the input of the output register and save in the
60
     Output register
           beain
61
62
           //The input shift register
63
               Sample_Array[1] <= Sample_in;</pre>
64
               for (k = 2; k \le FIR\_order; k = k + 1)
65
                  Sample\_Array[k] <= Sample\_Array[k-1];
66
           //The pipeline registePRO
67
```

```
PR0[0] <= b0 * Sample_in;</pre>
                                                         // find products
68
                  PR0[1] <= b1 * Sample_Array[1];</pre>
69
                  PRO[2] \le b2 * Sample\_Array[2];
70
                  PRO[3] \le b3 * Sample\_Array[3];
71
                  PR0[4] \leftarrow b4 * Sample\_Array[4];
72
73
74
             // pipeline register PR1
75
                  PR1[1] \leftarrow PR0[0] + PR0[1];
                  PR1[2] <= PR0[2];
76
77
                  PR1[3] \leftarrow PR0[3];
                  PR1[4] \leftarrow PR0[4];
78
79
80
             // pipeline register PR2
81
                  PR2[2] <= PR1[1] + PR1[2];
                  PR2[3] <= PR1[3];
PR2[4] <= PR1[4];
82
83
84
85
             // pipeline register PR3
                  PR3[3] <= PR2[2] + PR2[3];
PR3[4] <= PR2[4];
86
87
88
89
             // outpput register, sum products
90
                FIR_out <= PR3[3] + PR3[4];
91
92
     endmodule
93
```