


```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 07 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: Datapath module takes command from controller module and counts
7  use a one hot count by shifting the value 1 left and right in an 8 bit input
8  -----*/
9
10 /*-----up/down count-----*/
11 module DataPath #(parameter WIDTH = 8, parameter CYCLES = 18) (
12     input clk,
13     input reset,
14     input shift_left,
15     input shift_right,
16     input load,
17     input [WIDTH-1:0] data_in,
18     output reg [WIDTH-1:0] count,
19     output reg done
20 );
21
22 reg [4:0] shift_reg; // 5-bit counter to count up to 18 CYCLES
23
24 always @ (posedge clk or posedge reset)
25 begin
26     //condition for reset
27     if (reset)
28     begin
29         count <= 8'b00000001; // output count at reset is the first state of the counter
30         shift_reg <= 0;
31         done <= 0;
32     end
33     //condition to start loading the output
34     else if (load)
35     begin
36         count <= data_in; // count is still 1 when load comes on
37         shift_reg <= 1;
38         done <= 0;
39     end
40     //condition to shift 1 left and right in count
41     else if (shift_left || shift_right)
42     begin
43         if (shift_reg == CYCLES)
44         begin
45             shift_reg <= 1;
46             count <= 8'b00000001;
47             //done <= 1;
48         end
49         else begin
50             shift_reg <= shift_reg + 1; //all start conditions are active,
51             increment shift_reg
52             //define a condition for counting up
53             if (shift_left)
54             begin
55                 count <= {count[WIDTH-2:0], count[WIDTH-1]}; // Shift left by joining
56                 count[6:0] to count[7]
57             end
58             else if (shift_right)
59             begin
60                 count <= {count[0], count[WIDTH-1:1]}; // Shift right by joining count[0] to
61                 count[7:1]
62             end
63             end
64         end
65         done <= (shift_reg == CYCLES);
66     end
67 end
68 endmodule
69

```





```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 07 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: Controller module sends control command to the Datapath to shift
7  the value 1 left or right in an input data
8  -----*/
9
10 /*-----up/down counter controller-----*/
11 module Controller (
12     input clk,
13     input reset,
14     input done,
15     output reg shift_left,
16     output reg shift_right,
17     output reg load
18 );
19
20 reg [1:0] state, next_state;
21
22 parameter IDLE = 2'b00;
23 parameter LOAD = 2'b01;
24 parameter SHIFT = 2'b10;
25 parameter DONE = 2'b11;
26
27 // State transition logic
28 always @ (posedge clk or posedge reset) begin
29     if (reset)
30         state <= IDLE;
31     else
32         state <= next_state;
33 end
34
35 // Next state logic
36 always @ (*) begin
37     case (state)
38         IDLE: next_state = LOAD;
39         LOAD: next_state = SHIFT;
40         SHIFT: next_state = done ? DONE : SHIFT; //keep shifting if Done is false
41         DONE: next_state = IDLE;
42         default: next_state = IDLE;
43     endcase
44 end
45
46 // Output logic
47 always @ (*) begin
48     shift_left = 0; // Default direction
49     shift_right = 0;
50     load = 0;
51     case (state)
52         IDLE: begin
53             load = 1;
54         end
55         LOAD: begin
56             shift_left = 1;
57         end
58         SHIFT: begin
59             if (shift_left)
60                 begin
61                     shift_left = 1;
62                     shift_right = 0;
63                 end
64             else begin
65                 shift_left = 0;
66                 shift_right = 1;
67             end
68         end
69         DONE: begin


```

```
70          // No control signals
71      end
72  endcase
73 end
74
75 endmodule
```






```
1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 07 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: This module combines submodule DataPath and Controller to perform
7  the shift functions. It is the top module for the design
8  -----*/
9
10 /*-----up/down counter-----*/
11 module DataPath_controller #(parameter WIDTH = 8, parameter CYCLES = 18) (
12     input clk,
13     input reset,
14     input [WIDTH-1:0] data_in,
15     output [WIDTH-1:0] count
16 );
17
18 wire shift_left, shift_right, load, done;
19
20 DataPath #(WIDTH, CYCLES) datapath (
21     .clk(clk),
22     .reset(reset),
23     .shift_left(shift_left),
24     .shift_right(shift_right),
25     .load(load),
26     .data_in(data_in),
27     .count(count),
28     .done(done)
29 );
30
31 Controller controller (
32     .clk(clk),
33     .reset(reset),
34     .done(done),
35     .shift_left(shift_left),
36     .shift_right(shift_right),
37     .load(load)
38 );
39
40 endmodule
41
```




```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 07 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: This is testbench shows the outputs and how the value 1 is shifting
7  -----*/
8
9  /*-----TestBench for up/down count-----*/
10 module DataPath_controller_tb ();
11
12 //define registers and wires
13 reg clk;
14 reg reset;
15 reg [7:0] data_in;
16 wire [7:0] count;
17 wire shift_left;
18 wire shift_right;
19
20 //define the units under test UUT
21 DataPath_controller #(8, 18) UUT (
22                                     .clk(clk),
23                                     .reset(reset),
24                                     .data_in(data_in),
25                                     .count(count)
26                                     );
27
28 //monitor internal probe
29 assign count_up = UUT.controller.shift_left;
30 assign count_down = UUT.controller.shift_right;
31 //clock cycle
32 initial
33     begin
34         clk = 0;
35         forever #10 clk = ~clk;
36     end
37
38 //count output is base on posedge of clk and reset
39 //initialie reset and run enough clk cycle to get all desired counts
40 initial
41     begin
42         reset = 1;
43         data_in = 8'b00000001; //load initial value
44         #10 reset = 0;
45         #800 $stop; //run clk for 100 time units change if necessary
46     end
47
48 //display results for each change in count
49 initial
50     begin
51         $monitor ("Time: %0t | Count_up: %b | Count_down: %b | count: %b", $time, count_up,
52 count_down, count);
53     end
54 endmodule

```



# Time: 0	Count_up: 0	Count_down: 0	count: 00000001
# Time: 10	Count_up: 1	Count_down: 0	count: 00000001
# Time: 30	Count_up: 0	Count_down: 1	count: 00000010
# Time: 50	Count_up: 0	Count_down: 1	count: 00000001
# Time: 70	Count_up: 0	Count_down: 1	count: 10000000
# Time: 90	Count_up: 0	Count_down: 1	count: 01000000
# Time: 110	Count_up: 0	Count_down: 1	count: 00100000
# Time: 130	Count_up: 0	Count_down: 1	count: 00010000
# Time: 150	Count_up: 0	Count_down: 1	count: 00001000
# Time: 170	Count_up: 0	Count_down: 1	count: 00000100
# Time: 190	Count_up: 0	Count_down: 1	count: 00000010
# Time: 210	Count_up: 0	Count_down: 1	count: 00000001
# Time: 230	Count_up: 0	Count_down: 1	count: 10000000
# Time: 250	Count_up: 0	Count_down: 1	count: 01000000
# Time: 270	Count_up: 0	Count_down: 1	count: 00100000
# Time: 290	Count_up: 0	Count_down: 1	count: 00010000
# Time: 310	Count_up: 0	Count_down: 1	count: 00001000
# Time: 330	Count_up: 0	Count_down: 1	count: 00000100
# Time: 350	Count_up: 0	Count_down: 1	count: 00000010
# Time: 370	Count_up: 0	Count_down: 1	count: 00000001
# Time: 390	Count_up: 0	Count_down: 0	count: 10000000
# Time: 430	Count_up: 1	Count_down: 0	count: 00000001
# Time: 450	Count_up: 0	Count_down: 1	count: 00000010
# Time: 470	Count_up: 0	Count_down: 1	count: 00000001
# Time: 490	Count_up: 0	Count_down: 1	count: 10000000
# Time: 510	Count_up: 0	Count_down: 1	count: 01000000
# Time: 530	Count_up: 0	Count_down: 1	count: 00100000
# Time: 550	Count_up: 0	Count_down: 1	count: 00010000
# Time: 570	Count_up: 0	Count_down: 1	count: 00001000
# Time: 590	Count_up: 0	Count_down: 1	count: 00000100
# Time: 610	Count_up: 0	Count_down: 1	count: 00000010
# Time: 630	Count_up: 0	Count_down: 1	count: 00000001
# Time: 650	Count_up: 0	Count_down: 1	count: 10000000
# Time: 670	Count_up: 0	Count_down: 1	count: 01000000
# Time: 690	Count_up: 0	Count_down: 1	count: 00100000
# Time: 710	Count_up: 0	Count_down: 1	count: 00010000
# Time: 730	Count_up: 0	Count_down: 1	count: 00001000
# Time: 750	Count_up: 0	Count_down: 1	count: 00000100
# Time: 770	Count_up: 0	Count_down: 1	count: 00000010
# Time: 790	Count_up: 0	Count_down: 1	count: 00000001