
Problem 2: (25 points)

Design a glitch-free Manchester-to-NRZ Mealy FSM data converter. Your submission should include:

- A state graph for your FSM. (5 points)
- A screen shot of your Verilog code for the data converter. (10 points)
- A screen shot of your testbench. Make sure that you do not align your data_in transitions with the clock to show how you were able to implement a glitch-free design. (4 points)
- A screenshot of your simulation results. (6 points)



```
Manchester_2_NRZ Serial Data Line converter:
  This design will have two examples, one with registered output
  to avoid glitches and one with an output directly connected
  to combinational logic. The data_in is not aligned with the positive clock edge. The registered output design is glitch free while the simple Mealy FSM will have glitches.
  The two designs will be combined in one top module and tested
  using the same testbench to compoare the simulation output.
  The modules included:
  - Manchester_NRZ_glitchy
  - Manchester_NRZ_nonglitchy
                                     (top module)
  - Manchester_2_NRZ
  - Manchester_2_NRZ_tb
                                     (testbench)
module Manchester_2_NRZ (input reset_in,
                             input
                                    clk_in,
                             input Manchester_in,
                             output NRZ_glitchy,
                             output NRZ_nonglitchy);
Manchester_NRZ_glitchy
                               М1
                                   (.reset
                                                   (reset_in),
                                     .clk
                                                   (clk_in),
                                     .Manchester
                                                  (Manchester_in),
                                     .NRZ_out
                                                   (NRZ_glitchy)
Manchester_NRZ_nonglitchy M2
                                    (.reset
                                                   (reset_in),
                                     .clk
                                                   (clk_in),
                                     .Manchester (Manchester_in),
                                                   (NRZ_nonglitchy)
                                                                         );
                                     .NRZ_out
endmodu1e
```

```
module Manchester_NRZ_glitchy (reset, clk, Manchester, NRZ_out);
             reset, clk, Manchester;
 input
                                       // to assign it values within the always block
 output reg
             NRZ_out;
 reg [1:0]
             state, next_state;
 parameter RSt = 2'b11;
 parameter ONE = 2'b01;
 parameter ZERO = 2'b00;
 // Sequential logic to update the state:
 always @ (posedge clk)
    if (reset) state <= RSt;
              state <= next_state;
 // Combinational logic to update the next_state and NRZ_out:
 always @ *
   case (state)
                   if (Manchester) begin
       RSt
                         next_state = ONE;
                                             NRZ_out = 1'b1;
                              else begin
                         next_state = ZERO; NRZ_out = 1'b0;
                                                              end
                                             NRZ_out = 1'b1;
NRZ_out = 1'b0;
       ONE
                   begin next_state = RSt;
                                                              end
                   begin next_state = RSt;
       ZERO
                                                              end
       default:
                   begin next_state = RSt;
                                             NRZ_out = 1'b0;
   endcase
 endmodule.
module Manchester_NRZ_nonglitchy (reset, clk, Manchester, NRZ_out);
               reset, clk, Manchester;
 input
 output reg
               NRZ_out;
               next_NRZ;
 reg
               state, next_state;
 reg [1:0]
 parameter RSt = 2'b11;
 parameter ONE = 2'b01;
 parameter ZERO = 2'b00;
 // Sequential logic to update the state and the NRZ output:
 always @ (posedge clk)
    if (reset) begin state <= RSt;
                                                   NRZ_out <= 1'b0;
                                                                            end
                begin state <= next_state;</pre>
                                                   NRZ_out <= next_NRZ;
                                                                            end
 // Combinational logic to update the next_state and next_NRZ:
 always @ *
   case (state)
                     if (Manchester) begin
        RSt
                                                  next_NRZ = 1'b1;
                            next_state = ONE;
                                                                     end
                                  else begin
                            next_state = ZERO;
                                                 next_NRZ = 1'b0;
                                                  next_NRZ = 1'b1;
                     begin next_state = RSt;
        ONE
                                                                     end
                                                  next_NRZ = 1'b0;
                     begin next_state = RSt;
        ZERO
                                                                     end
       default :
                     begin next_state = RSt;
                                                 next_NRZ = 1'b0;
                                                                     end
   endcase
 endmodule
```

```
module Manchester_2_NRZ_tb ();
reg reset_in;
reg clk_in;
reg Manchester_in;
wire NRZ_glitchy;
wire NRZ_nonglitchy;
Manchester_2_NRZ_UUT (reset_in, clk_in, Manchester_in, NRZ_glitchy, NRZ_nonglitchy);
 initial
                 clk_in = 1'b0;
    begin
    forever begin
             #10 clk_in = \simclk_in;
                                     end
                                           end
 initial
                  reset_in = 1'b1;
    begin
             #95
                  reset_in = 1'b0;
                                     end
initial
                Manchester_in = 1'b0;
    begin
                Manchester_in = 1'b1;
                                            // 10 represents 1
        #5
                Manchester_in = 1'b0;
        #20
    forever
        begin
        #20
                Manchester_in = 1'b1;
                                            // 10 represents 1
        #20
                Manchester_in = 1'b0;
        #20
                Manchester_in = 1'b0;
                                            // 01 represents 0
                Manchester_in = 1'b1;
        #20
        #20
                Manchester_in = 1'b0;
                                            // 01 represents 0
                Manchester_in = 1'b1;
        #20
        #20
                Manchester_in = 1'b1;
                                            // 10 represents 1
        #20
                Manchester_in = 1'b0;
                                            // 01 represents 0
        #20
                Manchester_in = 1'b0;
                Manchester_in = 1'b1; end
        #20
   end
 endmodule
```

