```
/*-----
    Name Lamin Jammeh
 3
    CLass: EE417 Summer 2024
    Lesson 08 HW Question 2
 5
    Group: Ron Kalin/ Lamin Jammeh
 6
    Project Description: Control_Unit for Reciever (Rx) will control the datapath for the
    UART Rx. Once the Data is Transmitted by the Host processor, the Control_unit will
7
8
    perform several checks before allowing the Datapath to load the recieved data
9
10
11
    module Control_Unit_Rx #(parameter word_size = 8,
12
                             parameter half_word = word_size/2,
13
                             parameter Num_state_bits = 2
14
15
                            //state the outputs of the COntroller Unit
16
                           (output reg read_not_ready_out,
17
                            output reg Error1,
18
                            output reg Error2,
                            output reg clr_Sample_counter, output reg inc_Sample_counter,
19
20
21
                            output reg clr_Bit_counter,
22
                            output reg inc_Bit_counter,
23
                            output reg shift,
24
                            output reg load,
25
                          //define the inputs of the Controller Unit
26
                            input read_not_ready_in,
27
                            input Ser_in_0,
28
                            input SC_eq_3,
29
                            input SC_lt_7,
30
                            input BC_eq_8,
31
                            input Sample_clk,
32
                            input rst_b
33
                            );
34
35
    //Parameterize the different states of the Controller Unit as a 2-bit one-hot counter
    36
37
38
    parameter receiving = 2'b10;
39
40
    //define the internal registers for state, next_stae and shift_reg
          [word_size-1:0] Rx_shftreg; //creates a temp register of 8-bits to
41
    store the received data
          [Num_state_bits-1:0] state, next_state; //creates temp register of 2-bits for
42
    the stae transition
43
44
    //state Transition logic
45
    always @(posedge Sample_clk)
46
       if (rst_b == 1'b0)
47
            state <= idle;
       else state <= next_state;</pre>
48
49
       /*----- for the State Transition-----
50
       ---if reset is low (0) the controller unit will remain in idle
       ---if reset is high (1) the controller will move to the next-state----*/
51
52
53
    //create a initial or default condition for the controller
54
    always @(state, Ser_in_0, SC_eq_3, SC_lt_7, read_not_ready_in)
55
       begin
56
          read_not_ready_out = 0;
57
          clr_sample_counter = 0;
58
          clr_Bit_counter = 0;
          inc_Sample_counter = 0;
59
60
          inc_Bit_counter = 0;
61
          = 0;
62
          Error1
                          = 0;
         Error2
load
                           = 0;
63
64
                            = 0;
         next_state = idle;
65
66
          //create the Next State logic
67
          case (state)
```

```
Date: July 06, 2024
                                            Control_Unit_Rx.v
                                                                                          Project: UART_Rx
  68
                 idle: if
                            (Ser_in_0 == 1'b1)
  69
                            next_state = starting;
  70
                       else next_state = idle;
                          ----@ idle-----
  71
   72
               --- if Ser_in_0 is high (1) move to starting state-----
               --- if Ser_in_0 is low (0) remain idle----*/
   73
  74
                 starting: if (Ser_in_0 ==1'b0)
  75
                              begin
  76
                                next_state = idle;
                                clr_sample_counter = 1;
  77
  78
                                                         //Keep receiving the Ser_in_0 = 1'b0 until
                              end
       the next else if condition is met
  79
                           else if (SC_eq_3 ==1'b1)
  80
                              begin
  81
                                next_state = receiving;
  82
                                clr_sample_counter = 1;
  83
                                                         //once Sample_counter = 3 then move to the
                              end
        receiving state and clr_Sample_counter
  84
                             else
  85
                                begin
  86
                                   inc_Sample_counter = 1;
  87
                                   next_state = starting;
                                                     // when the if conditons are false remain @
  88
                                end
        starting and increment the Sample_counter
  89
                 receiving: if (SC_lt_7 == 1'b1)
  90
                                begin
  91
                                   inc_Sample_counter = 1;
  92
                                   next_state = receiving;
  93
                                                      //Keep receiving data as long as SC less than
                                end
       7 is high (1) and remain the receiving state
  94
                             e1se
                                                      //once SC_lt_7 drops low the current data
       package is completed
  95
                                begin
  96
                                   clr_Sample_counter = 1;
                                                              //clr the Sample_counter and check
       the next if condition
  97
                                   if (!BC_eq_8)
                                                               //if BC_eq_8 is not true or low
  98
                                      begin
  99
                                         shift = 1;
                                                               //send shift high to the Datapath
 100
                                         inc_Bit_counter = 1;
  101
                                         next_state = receiving;
 102
                                      end
                                                      //keep shift as ong as BC_eq_8 is false and
        remain in receiving state
 103
                                   else
 104
                                      begin
 105
                                                                  //if BC_eq_8 id high move to idle
                                         next_state = idle;
 106
                                         read_not_ready_out = 1; //and send read_not_ready_out to
       the Datapath
 107
                                         clr_Bit_counter = 1;
 108
                                   //check the integrity of the data received and status of the
       host
                                         if (read_not_ready_in == 1'b1) //host not ready to
 109
        receive the data
 110
                                            Error1 = 1;
 111
                                         else if (Ser_in_0 ==1'b1)
                                                                           //stop bit not received
 112
                                            Error2 = 1;
 113
                                                            // the both Error1 and 2 are false the
                                         else
       data integrity is correct and send load signal
                                                               //send load signal to the Datapath
 114
                                            load = 1;
 115
                                      end
 116
                                   end
 117
                    default: next_state = idle;
 118
                 endcase
 119
           end
 120
       endmodule
 121
 122
 123
 124
 125
```

Project: UART_Rx