```
//Name Ron Kalin Class: EE417 Summer 2024, Date: 07/19/24
     //Lesson 10 HW Question 02 & 03
3
     //Group: Ron Kalin/ Lamin Jammeh
     //Project Description: test-bench for pipeline FIR filter
5
     module Pipeline_FIR_tb ();
6
7
                             = 6; // order of the filter
     parameter FIR_order
8
     parameter sample_size
                            = 4; // word size of input samples max 15
9
                                  // component of word_size_out max 31
     parameter weight_size = 5;
10
     parameter word_size_out= sample_size + weight_size + 3; // max possible output 15*31*(6+1)=
     12digits
     parameter product_size = sample_size + weight_size; //max 9
11
12
13
           [word_size_out -1: 0] FIR_MAC;
                                                  //declare outputs
     wire
14
           [word_size_out -1: 0] FIR_pipeline_A;
     wire
           [word_size_out -1: 0] FIR_pipeline_B;
15
     wire
           [word_size_out -1: 0] FIR_pipeline_C;
16
     wire
17
             [word_size_out -1: 0] FIR_out_pipeline; //pipeline_a
     //wire
18
            [word_size_out -1: 0] FIR_out; //pipeline_b
19
20
           [sample_size -1: 0] Sample_in;
                                              //declare inputs
     reg
21
                                clock, reset;
     reg
22
     //instantiate unit under test
23
     Pipeline_FIR UUT (FIR_pipeline_A, FIR_pipeline_B, FIR_pipeline_C,
                        FIR_MAC, Sample_in, clock, reset);
24
25
     //Pipeline_FIR_a UUT ( FIR_out_pipeline, Sample_in, clock, reset);
26
     //Pipeline_FIR_b UUT ( FIR_out, Sample_in, clock, reset);
27
     wire [word_size_out -1: 0] FIR_assign;
                                                 assign FIR_assign = UUT.FIR_assign; //probe for
     no pipeline assign
     // Probes to observe pipeline register PRO -b
28
29
     wire
           [product_size -1: 0] PR00; assign PR00 = UUT.M3.PR0[0];
30
           [product_size -1: 0]
     wire
                                 PR01;
                                         assign PR01 = UUT.M3.PR0[1];
31
           [product_size -1: 0]
                                 PR02;
                                         assign PR02 = UUT.M3.PR0[2];
     wire
32
           [product_size -1: 0]
                                         assign PR03 = UUT.M3.PR0[3];
     wire
                                 PR03;
33
     wire
           [product_size -1: 0]
                                 PR04;
                                         assign PR04 = UUT.M3.PR0[4];
34
           [product_size -1: 0]
                                 PR05;
                                         assign PR05 = UUT.M3.PR0[5];
     wire
35
           [product_size -1: 0] PR06;
                                         assign PR06 = UUT.M3.PR0[6];
36
37
     // Probes to observe pipeline register PR1 -b
           [product_size -1: 0] PR11;
[product_size -1: 0] PR12;
38
     wire
                                         assign PR11 = UUT.M3.PR1[1];
39
     wire
                                         assign PR12 = UUT.M3.PR1[2];
40
     wire
           [product_size -1: 0]
                                 PR13;
                                         assign PR13 = UUT.M3.PR1[3];
           [product_size -1: 0]
41
     wire
                                 PR14;
                                         assign PR14 = UUT.M3.PR1[4];
           [product_size -1: 0]
42
                                         assign PR15 = UUT.M3.PR1[5];
     wire
                                 PR15;
           [product_size -1: 0] PR16;
43
     wire
                                         assign PR16 = UUT.M3.PR1[6];
44
45
     // Probes to observe pipeline register PR2 -b
           [product_size -1: 0] PR22; [product_size -1: 0] PR23;
46
                                         assign PR22 = UUT.M3.PR2[2];
     wire
47
                                         assign PR23 = UUT.M3.PR2[3];
     wire
           [product_size -1: 0]
                                         assign PR24 = UUT.M3.PR2[4];
48
     wire
                                 PR24;
           [product_size -1: 0]
49
                                         assign PR25 = UUT.M3.PR2[5];
     wire
                                 PR25;
           [product_size -1: 0] PR26;
50
                                         assign PR26 = UUT.M3.PR2[6];
     wire
51
52
     // Probes to observe pipeline register PR3 -b
53
           [product_size -1: 0] PR33;
                                         assign PR33 = UUT.M3.PR3[3];
     wire
           [product_size -1: 0]
54
                                         assign PR34 = UUT.M3.PR3[4];
     wire
                                 PR34;
55
           [product_size -1: 0] PR35;
                                         assign PR35 = UUT.M3.PR3[5];
     wire
           [product_size -1: 0] PR36;
56
                                         assign PR36 = UUT.M3.PR3[6];
     wire
57
58
     // Probes to observe pipeline register PR4 -b
59
           [product_size -1: 0] PR44;
                                         assign PR44 = UUT.M3.PR4[4];
     wire
           [product_size -1: 0] PR45;
                                         assign PR45 = UUT.M3.PR4[5];
60
     wire
           [product_size -1: 0] PR46;
                                         assign PR46 = UUT.M3.PR4[6];
61
     wire
62
63
     // Probes to observe pipeline register PR5 -b
64
           [product_size -1: 0] PR55;
                                        assign PR55 = UUT.M3.PR5[5];
     wire
          [product_size -1: 0] PR56;
65
                                       assign PR56 = UUT.M3.PR5[6];
     wire
66
67
     // Probes to observe pipeline register PRO -c
68
     wire [product_size -1: 0] PROOC; assign PROOC = UUT.M4.PRO[0];
```

```
[product_size -1: 0] PR01c;
      wire
                                            assign PR01c = UUT.M4.PR0[1];
 70
             [product_size -1: 0] PRO2c;
                                            assign PR02c = UUT.M4.PR0[2];
 71
             [product_size -1: 0] PR03c;
                                            assign PR03c = UUT.M4.PR0[3];
 72
             [product_size -1: 0] PR04c;
      wire
                                            assign PR04c = UUT.M4.PR0[4];
 73
      wire
            [product_size -1: 0] PR05c;
                                            assign PR05c = UUT.M4.PR0[5];
            [product_size -1: 0] PR06c;
 74
      wire
                                            assign PR06c = UUT.M4.PR0[6];
 75
 76
      // Probes to observe pipeline register PR1 -c
 77
            [product_size -1: 0] PR12c;
                                            assign PR12c = UUT.M4.PR1[2];
      wire
             [product_size -1: 0] PR13c;
 78
                                            assign PR13c = UUT.M4.PR1[3];
      wire
 79
             [product_size -1: 0] PR14c;
      wire
                                            assign PR14c = UUT.M4.PR1[4];
 80
             [product_size -1: 0] PR15c;
      wire
                                            assign PR15c = UUT.M4.PR1[5];
 81
            [product_size -1: 0] PR16c;
                                            assign PR16c = UUT.M4.PR1[6];
      wire
 82
 83
      // Probes to observe pipeline register PR2 -c
 84
            [product_size -1: 0] PR24c;
                                            assign PR24c = UUT.M4.PR2[4];
      wire
 85
      wire
             [product_size -1: 0] PR25c;
                                            assign PR25c = UUT.M4.PR2[5];
 86
            [product_size -1: 0] PR26c; assign PR26c = UUT.M4.PR2[6];
      wire
 87
 88
      //clock cycle
 89
      always //#5 clock = clock;
 90
       begin
 91
        clock = 1;
 92
        forever #5 clock = ~clock;
 93
 94
 95
      initial begin
 96
      reset = 1; //reset everything
 97
      \#40 reset = 0; //4 clock cycles, allow to run
 98
      //end
 99
100
      //test stimulus
101
      Sample_in = 0;
                        #100
102
      Sample_in = 1;
                        #10
                               //impulse response
103
      Sample_in = 0;
                        #100
104
      Sample_in = 10;
                        #50
                               //same input over 5 clock cycles
      Sample_in = 0;
105
                        #100
106
      Sample_in = 1;
                        #10
107
      Sample_in =
                        #10
108
      Sample_in = 8;
                        #10
      Sample_in =
109
                        #10
      Sample_in = 1;
110
                        #10
      Sample_in = 0;
                        #100
111
112
      Sample_in = 15;
                        #100
      Sample_in = 0;
113
                        #40 $stop; //stop simulation, close debug window to view waveform
114
      end
115
116
      //display results
117
      always @(posedge clock)
118
        begin
119
      $display("FIR_MAC: %u, FIR_pipeline_A: %u, FIR_pipeline_B: %u, FIR_pipeline_C: %u" ,
      FIR_MAC, FIR_pipeline_A, FIR_pipeline_B, FIR_pipeline_C);
//$display("FIR_out_pipeline: %h", FIR_out_pipeline);
120
121
      //$display("FIR_out: %h", FIR_out);
122
123
      end
124
```

125

endmodule