

```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  FINAL PROJECT: Datapath
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: The Datapath module computes Filters the input Sample by Multiplying
   and Accumulating
7  -----*/
8
9  module Pipeline_FIR_DataPath (FIR_out, Sample_in, clock, reset);
10
11  //define the parameter sets for the design
12  parameter FIR_order      = 4;
13  parameter Sample_size    = 6;           //maximum sample value is 63
14  parameter weight_size    = 5;           //maximum value may be 31
15  parameter word_size_out  = Sample_size + weight_size + 3; //log2(2^2 * 2^5 * (order+1))
16
17  //define output
18  output reg [word_size_out-1:0] FIR_out;
19
20  //define inputs
21  input [Sample_size-1:0] Sample_in;
22  input clock, reset;
23
24  //define the filter coefficients
25  parameter b0 = 5'd3;
26  parameter b1 = 5'd7;
27  parameter b2 = 5'd20;
28  parameter b3 = 5'd7;
29  parameter b4 = 5'd3;
30
31  reg [Sample_size-1:0] Sample_Array[1:FIR_order]; //5th coefficient
   multiplied by Data_in
32  integer k;
33
34  //define PR0 to PR3 as registers
35  reg [word_size_out-1:0] PR0 [0:FIR_order];
36  reg [word_size_out-1:0] PR1 [1:FIR_order];
37  reg [word_size_out-1:0] PR2 [2:FIR_order];
38  reg [word_size_out-1:0] PR3 [3:FIR_order];
39
40  //define the transition logic
41  always @ (posedge clock)
42  if (reset == 1)
43  /*-----
44  if reset is high do the following
45  ***set all Pipeline registers to zero
46  *****IR = 0      Input register
47  *****PR[0:order-1] = 0      Pipeline register
48  *****OR = 0      Output register
49  -----*/
50  begin
51  //The input shift register
52  for (k=1; k <= FIR_order; k = k + 1)
53  Sample_Array[k] <= 0;
54
55  //The pipeline register
56  for (k = 0; k <= FIR_order; k = k + 1)
57  PR0[k] <= 0;
58  //The pipeline register
59  for (k = 1; k <= FIR_order; k = k + 1)
60  PR1[k] <= 0;
61
62  //The pipeline register
63  for (k = 2; k <= FIR_order; k = k + 1)
64  PR2[k] <= 0;
65  //The pipeline register

```

```

66         for (k = 3; k <= FIR_order; k = k + 1)
67             PR3[k] <= 0;
68
69         //The output register
70         FIR_out <= 0;
71     end
72 else
73     /*-----
74     if reset is low do the following
75     *****1 => move the Sample in into a cutset (Input register) to reduce idle time
of the input
76     *****2 => insert the PR at the input of the add and perform  $x[n] * b(n)$  and save
in Pipeline register (PR[n-1])
77     *****3 => add all the PR registers at the input of the output register and save
in the Output register
78     -----*/
79     begin
80         //The input shift register
81         Sample_Array[1] <= Sample_in;
82         for (k = 2; k <= FIR_order; k = k + 1)
83             Sample_Array[k] <= Sample_Array[k-1];
84
85         //The pipeline register at PR0
86         PR0[0] <= b0 * Sample_in;
87         PR0[1] <= b1 * Sample_Array[1];
88         PR0[2] <= b2 * Sample_Array[2];
89         PR0[3] <= b3 * Sample_Array[3];
90         PR0[4] <= b4 * Sample_Array[4];
91
92         //The pipeline register at PR1
93         PR1[1] <= b1 * Sample_Array[1] + PR0[1];
94         PR1[2] <= b2 * Sample_Array[2];
95         PR1[3] <= b3 * Sample_Array[3];
96         PR1[4] <= b4 * Sample_Array[4];
97
98         //The pipeline register at PR2
99         PR2[2] <= b2 * Sample_Array[2] + PR1[2];
100        PR2[3] <= b3 * Sample_Array[3];
101        PR2[4] <= b4 * Sample_Array[4];
102
103        //The pipeline register at PR3
104        PR3[3] <= b3 * Sample_Array[3] + PR2[3];
105        PR3[4] <= b4 * Sample_Array[4];
106
107        //The output register
108        FIR_out <= PR3[3] + PR3[4];
109    end
110 endmodule
111
112

```