```
/*-----
     Name Ron Kalin
 3
     Class: EE417 Summer 2024
     Lesson 08 HW Question 02
 5
     Group: Ron Kalin/ Lamin Jammeh
     Project Description: test-bench for UART receiver
 7
 8
     module UART_RCVR_tb ();
9
10
     //set parameters
     parameter half_cycle = 5; //half cycle time of clock
11
12
                 full_cycle = 10;//full cycle time of clock
     parameter
13
     parameter cycle_time = 160;//number of cycles before next cycle
     parameter word_size = 8, half_word = word_size /2; //bit length of word inputs
14
     /*top level module under test original declaration
15
     module UART_RCVR #(parameter word_size = 8, half_word = word_size /2)
16
17
     (output [word_size -1: 0] RCV_datareg,
18
      output read_not_ready_out, Error1, Error2,
19
      input Serial_in, read_not_ready_in, Sample_clk, rst_b );*/
     //define outputs as wires, inputs as registers
20
     wire [word_size -1: 0] RCV_datareg;
21
22
     wire read_not_ready_out, Error1, Error2;
23
     reg Serial_in, read_not_ready_in, Sample_clk, rst_b;
24
25
     //input/output wire submodwires to monitor the inputs and outputs of submodules
26
     wire
             Ser_in_0;
27
     wire
                  clr_Sample_counter;
28
     wire
                 inc_Sample_counter;
29
                  clr_Bit_counter;
     wire
30
     wire
                  inc_Bit_counter;
31
     wire [word_size-1:0] RCV_shftreg;
     wire [3:0] Sample_counter;
wire [4:0] Bit_counter;
32
33
                  SC_eq_3;
SC_lt_7;
34
     wire
35
     wire
     wire [1:0] state;
36
                  shift;
37
     wire
38
     wire
                  load;
39
     wire
                  BC_eq_8;
40
     //define the unit under test UUT
41
     UART_RCVR #(word_size, half_word) UUT (
42
43
                            .RCV_datareg(RCV_datareg),
44
                            .read_not_ready_out (read_not_ready_out),
45
                            .Error1(Error1),
46
                            .Error2(Error2),
47
48
                            .Serial_in(Serial_in),
49
                            .read_not_ready_in (read_not_ready_in),
                            .Sample_clk(Sample_clk),
50
51
                            .rst_b(rst_b)
52
53
54
     //internal probe monitors (M0=Control Unit, M1=Datapath Unit)
     assign Ser_in_0
                                   = UUT.M1.Ser_in_0;
55
     assign clr_Sample_counter = UUT.M1.clr_Sample_counter;
56
     assign inc_Sample_counter = UUT.M1.inc_Sample_counter;
57
     assign clr_Bit_counter = UUT.M1.clr_Bit_counter; assign RCV_shftreg = UUT.M1.inc_Bit_counter; assign RCV_shftreg = UUT.M1.RCV_shftreg; assign Bit_counter = UUT.M1.Sample_counter; assign Bit_counter = UUT.M1.Bit_counter;
58
59
60
61
62
     assign SC_lt_7
                                  = UUT.MO.SC_1t_7;
63
64
     assign SC_eq_3
                              = UUT.MO.SC_eq_3;
65
     assign state
                                  = UUT.MO.state;
66
     assign shift
                                   = UUT.MO.shift;
67
     assign load
                                   = UUT.M0.load;
                                   = UUT.MO.BC_eq_8;
68
     assign BC_eq_8
69
70
     //clock cycle
```

```
71
      always
 72
         begin
 73
             sample_clk = 0;
 74
             forever #half_cycle Sample_clk = ~Sample_clk;
 75
         end
 76
      //initialize reset, run sufficent clk cycles to get all desired counts
 77
 78
      initial
 79
         begin
 80
             // Initialize Inputs
 81
          Serial_in = 0;
 82
          read_not_ready_in = 0;
 83
          sample_clk = 0;
 84
          rst_b = 0;
 85
 86
          // Apply reset
 87
          rst_b = 1;
 88
          #10;
 89
          rst_b = 0;
          #10;
 90
 91
          rst_b = 1; //reset high means system active
 92
 93
          // Test Case 1: Transmit byte (ex: 8'b01010101)
 94
          Serial_in = 1; // Start bit
 95
          #100;
 96
 97
          Serial_in = 1; // Bit 0
 98
          #100;
 99
100
          Serial_in = 0; // Bit 1
101
          #100;
102
103
          Serial_in = 1; // Bit 2
104
          #100;
105
106
          Serial_in = 0; // Bit 3
107
          #100;
108
109
          Serial_in = \frac{1}{}; // Bit 4
110
          #100;
111
          Serial_in = 0; // Bit 5
112
113
          #100;
114
115
          Serial_in = \frac{1}{}; // Bit 6
116
          #100;
117
118
          Serial_in = 0; // Bit 7
119
          #100;
120
121
          Serial_in = 1; // Stop bit
122
          #100;
123
124
           // Force load signal to load the data
125
           force UUT.MO.load = 1;
126
          #100;
          force UUT.MO.load = 0;
127
128
          release UUT.MO.load; //release load signal
129
          #(60 * full_cycle); //wait 60 cycles
130
           $stop;
                   //opens debug window, close debug window to see waveform
131
             begin
132
                $monitor ($time ,, "Serial_in = %h RCV_datareg = %h" , Serial_in, RCV_datareg);
133
             end
134
         end
      endmodule
135
```

136