

```
1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 12 HW Question 1
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: Simple Timing analysis using an Synopsis Design Constraint ((SDC) file
7  in Quartus
8  the circuit is run by a single clock name clock which has timing cntraints change from 1ns
9  to 4ns
10 -----*/
11
12 module add_three_numbers (clock, A, B, C, sum);
13
14 //define the inputs and outputs
15 input      clock;
16 input [7:0] A, B, C;
17 output [9:0] sum;
18
19 //define the internal registers
20 reg [7:0] reg_A, reg_B, reg_C; //synthesis keep
21 reg [9:0] reg_sum; //synthesis keep
22
23 //combination logics
24 always @(posedge clock)
25 begin
26     reg_A <= A;
27     reg_B <= B;
28     reg_C <= C;
29     reg_sum <= reg_A + reg_B + reg_C;
30 end
31
32 //assign the reg_sum to the output
33 assign sum = reg_sum;
34 endmodule
```