



```
1  /*-----*
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 5 Q2 Part1
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: the portion takes in PAM4_in with 2 bits input and 4 different
7  levels and converts it to NRZ
8  -----*/
9
10 module PAM4_to_NRZ (
11     NRZ_out,
12     PAM4_in,
13     clk,
14     reset
15 );
16 //assign the inputs and putputs as registers and wires
17 input wire clk, reset;          //clk and reset signal
18 input wire [1:0] PAM4_in;      //2 bits PAM4_in input signal
19 output reg NRZ_out;
20
21 //4 different PAM4_in levels
22 reg [1:0] PAM4_in_level;
23
24 //diffrent PAM4_in states
25 parameter S0 = 2'b00;
26 parameter S1 = 2'b01;
27 parameter S2 = 2'b10;
28 parameter S3 = 2'b11;
29
30 //sequential logic updating the state
31 always @ (posedge clk or posedge reset)    //asynchronous reset
32     if (reset) PAM4_in_level <= S0;
33     else      PAM4_in_level <= PAM4_in;
34
35 // Next state logic and output logic
36 always @(*) begin
37     case (PAM4_in_level)
38         S0: NRZ_out = 1'b0;
39         S1: NRZ_out = 1'b1;
40         S2: NRZ_out = 1'b0;
41         S3: NRZ_out = 1'b1;
42     endcase
43 end
44
45 endmodule
```



```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 5 Q2 Part1
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: test bench for part1
7  -----*/
8
9  module PAM4_to_NRZ_TB ();
10
11  //define the registers and wires
12  reg clk, reset;
13  reg [1:0] PAM4_in;
14  wire NRZ_out;
15
16  //define the unit under test UUT
17  PAM4_to_NRZ UUT (
18      .NRZ_out(NRZ_out),
19      .PAM4_in(PAM4_in),
20      .clk(clk),
21      .reset(reset)
22  );
23
24  //instantiate the clk signal
25  initial
26  begin
27      clk = 1'b0;
28      forever #5 clk = ~clk;    //10ns clk period
29  end
30
31  //instantiate the reset signal
32  initial
33  begin
34      reset = 1'b0;    //toggle the reset signal on
35      PAM4_in = 2'b00;
36      #100 reset = 1'b1;    //toggle the reset signal off
37  end
38
39  //instantiate all the possible states for PAM4_in with time intervals
40  initial
41  begin
42      PAM4_in = 2'b00; #15;
43      PAM4_in = 2'b01; #15;
44      PAM4_in = 2'b10; #15;
45      PAM4_in = 2'b11; #15;
46
47      $stop;
48  end
49
50  //display the results
51  initial begin
52      $display("PAM4_in-----Binary/NRZ_out");
53      $monitor("%b          %b ", PAM4_in, NRZ_out);
54  end
55  endmodule
56

```




Output Table

```
# PAM4_in-----Binary/NRZ_out
# 00                      x
# 00                      0
# 01                      1
# 10                      1
# 10                      0
# 11                      1
```


PAM4 to NRZ Summary

- This portion of the design takes in PAM4 data and converts it to NRZ data.
- The PAM4 has four levels of input S0, S1, S2, and S3 corresponding to [00,01,10,11]

```
1  module NRZ_to_Manchester (Manchester_out,
2                               NRZ_in,
3                               clk,
4                               reset
5                               );
6
7  output Manchester_out;
8  input wire NRZ_in, clk, reset;
9
10 reg [1:0] state, next_state;
11 reg      next_out, Manchester_out;    //to assign values within always block
12
13 parameter Sx = 2'b01;                //waiting for new NRZ input
14 parameter S0 = 2'b00;                //An NRZ 0 is being converted to 01
15 parameter S1 = 2'b11;                //An NRZ 1 is being converted to 10
16
17 //sequential logic updating the state
18 always @ (posedge clk or posedge reset)    //asynchronous reset
19     if (reset) begin state <= Sx;
20                     Manchester_out <= 1'b0;
21                 end
22     else      begin state <= next_state;
23                 Manchester_out <= next_out;
24             end
25
26 //combinational logic to find the next_state and the Manchester_out
27 always @ *    //if the state or the NRZ_in change
28     case (state)
29         Sx: if (NRZ_in) begin
30                 next_state = S1;
31                 next_out   = 1'b1;
32             end
33         else      begin
34                 next_state = S0;
35                 next_out   = 1'b0;
36             end
37         S0: if (NRZ_in) begin
38                 next_state = Sx;    //NRZ_in has to be 0
39                 next_out   = 1'b1;
40             end
41         S1: if (NRZ_in) begin
42                 next_state = Sx;    //NRZ_in has to be 1
43                 next_out   = 1'b0;
44             end
45         default: begin
46                 next_state = Sx;
47                 next_out   = 1'b0;
48             end
49     endcase
50 endmodule
```



```
1  module NRZ_to_Manchester_TB ();
2
3  //define the registers and wires
4  reg clk, reset;
5  reg NRZ_in;
6
7  wire Manchester_out;
8
9  //define the unit under test UUT
10 NRZ_to_Manchester UUT (
11     .Manchester_out(Manchester_out),
12     .NRZ_in(NRZ_in),
13     .clk(clk),
14     .reset(reset)
15 );
16
17 //instantiate the clk signal
18 initial
19     begin
20         clk = 1'b0;
21         forever #5 clk = ~clk;    //10ns clk period
22     end
23
24 //instantiate the reset signal
25 initial
26     begin
27         reset = 1'b0;    //toggle the reset signal on
28         NRZ_in = 2'b01;
29         #100 reset = 1'b1;    //toggle the reset signal off
30     end
31
32 //instantiate all the possible states for PAM4 with time intervals
33 initial
34     begin
35         NRZ_in = 2'b01; #15;
36         NRZ_in = 2'b00; #15;
37         NRZ_in = 2'b11; #15;
38
39         $stop;
40     end
41
42 //display the results
43 initial begin
44     $display("NRZ_in-----Manchester_out");
45     $monitor("%b    %b ",NRZ_in, Manchester_out);
46 end
47 endmodule
```


Output table

```
# NRZ_in-----Manchester_out
# 1           x
# 1           0
# 0           1
# 0           0
# 1           0
# 1           1
```


NRZ to Manchester Summary

This portion takes in NRZ data and outputs Manchester code

```
1  module PAM4_to_Manchester (
2      Manchester_out,
3      PAM4_in,
4      clk,
5      reset
6  );
7
8  //assign the inputs and outputs as registers and wires
9  input wire    clk, reset;           //clk and reset signal
10 input wire [1:0] PAM4_in;          //2 bits PAM4_in input signal
11 output wire    Manchester_out;      //declare as wire since it will be connected to module
12
13 //internal probe
14 wire NRZ_data;                     //output signal from the PAM4_to NRZ module
15
16 //instantiate the PAM4-NRZ and NRZ-Manchester modules as user define modules (UDM1 and UDM2)
17 PAM4_to_NRZ UDM1 (
18     .NRZ_out(NRZ_data),             //note NRZ_out becomes
19     NRZ_data
20     .PAM4_in(PAM4_in),
21     .clk(clk),
22     .reset(reset)
23 );
24 NRZ_to_Manchester UDM2 (
25     .Manchester_out(Manchester_out),
26     .NRZ_in(NRZ_data),              //note NRZ_in becomes NRZ_data
27     .clk(clk),
28     .reset(reset)
29 );
30
31 endmodule
```



```
1  module PAM4_to_Manchester_TB ();
2
3  //define the registers=wire and wires=registers from desing-to-testbench
4  reg      clk, reset;          //clk and reset signal
5  reg [1:0] PAM4_in;           //2 bits PAM4_in input signal
6  wire      Manchester_out;
7
8  //define the unit under test UUT
9  PAM4_to_Manchester UUT (
10      .Manchester_out(Manchester_out),
11      .PAM4_in(PAM4_in),
12      .clk(clk),
13      .reset(reset)
14  );
15
16  //monitor internal probe
17  assign NRZ_data = UUT.UDM1.NRZ_out;
18
19  //instantiate the clk signal
20  initial
21  begin
22      clk = 1'b0;
23      forever #5 clk = ~clk;    //10ns clk period
24  end
25
26  //instantiate the reset signal
27  initial
28  begin
29      reset = 1'b0;             //togel the reset signal on
30      PAM4_in = 2'b00;
31      #100 reset = 1'b1;        //toggle the reset signal off
32  end
33
34  //instantiate all the posibble states for PAM4_in with time intervals
35  initial
36  begin
37      PAM4_in = 2'b00; #15;
38      PAM4_in = 2'b01; #15;
39      PAM4_in = 2'b10; #15;
40      PAM4_in = 2'b11; #15;
41
42      $stop;
43  end
44
45  //display the results
46  initial begin
47      $display("PAM4_in-----Binary/NRZ_out-----Manchester_out");
48      $monitor("%b          %b          %b ", PAM4_in, NRZ_data,
49      Manchester_out);
50  end
51 endmodule
```



Output table

#	PAM4_in-----	Binary/NRZ_out-----	Manchester_out
# 00		x	x
# 00		0	x
# 01		1	0
# 01		1	1
# 10		1	1
# 10		0	0
# 11		1	0
# 11		1	1

PAM4 to Manchester out

- This module instantiates 2 different modules
- The final modules take PAM4 data converts the data to NRZ
- The NRZ data is converter to Manchester code as final output