## Assignment 4: Problem 2: 4Bit Jerky counter

Using a FSM, design a 4-bit jerky counter that follows the same pattern as the counter given in the book page 226. Test your counter and include the code and simulation results.

	count [7:0]										count [7:0]							
ı	0	0	0	0	0	0	0	1	l ı	1	0	0	0	0	0	0	0	
t	0	0	0	0	0	0	1	0		0	1	0	0	0	0	0	0	
	0	0	0	0	0	0	0	1		1	0	0	0	0	0	0	0	
	0	0	0	0	0	1	0	0		0	0	1	0	0	0	0	0	
	0	0	0	0	0	0	0	1		1	0	0	0	0	0	0	0	
	0	0	0	0	1	0	0	0		0	0	0	1	0	0	0	0	
	0	0	0	0	0	0	0	1		1	0	0	0	0	0	0	0	
	0	0	0	1	0	0	0	0		0	0	0	0	1	0	0	0	
	0	0	0	0	0	0	0	1		1	0	0	0	0	0	0	0	
	0	0	1	0	0	0	0	0		0	0	0	0	0	1	0	0	
	0	0	0	0	0	0	0	1		1	0	0	0	0	0	0	0	
	0	1	0	0	0	0	0	0		0	0	0	0	0	0	1	0	
	0	0	0	0	0	0	0	1		1	0	0	0	0	0	0	0	
	1	0	0	0	0	0	0	0		0	0	0	0	0	0	0	1	
(a)										(b)								

For the following solution, the (a) counter was followed. The only difference in the design for (b) will be the output assigned to the different states as shown in the comments within the code.

```
Nashwa Elaraby
Name:
               Jerky_4Bit_counter
Jerky_4Bit_counter_tb
file:
testbench:
Description:
               Using a FSM, design a 4-bit jerky counter that follows the same
               pattern as the counter given in the book page 226. Test your counter
               and include the code and simulation results.
               Moore FSM
                       0001
                                       (b)
                                              1000
              (a)
                       0010
                                              0100
                       0001
                                              1000
                       0100
                                              0010
                       0001
                                              1000
                       1000
                                              0001
module Jerky_4Bit_counter (clk, reset, count);
                  clk;
input
                  reset;
output reg [3:0] count;
reg [2:0] state, next_state;
parameter 50 = 3'b000;
parameter S1 = 3'b001;
parameter S2 = 3'b010;
parameter S3 = 3'b011;
parameter 54 = 3'b100:
parameter 55 = 3'b101;
parameter S6 = 3'b110;
always @ (posedge clk)
if (reset) state <= 50;
             state <= next_state;
else
always @ *
   case
         (state)
          50 : begin count = 4'b0001;
                                                 // count = 1000;
                                            end
                     next_state = S1;
          S1 : begin count = 4'b0010;
                                                  // count = 0100;
         next_state = S2;
S2 : begin count = 4'b0001;
                                            end
                                                  // count = 1000;
                     next_state = S3;
                                            end
          s3 : begin count = 4'b0100;
                                                  // count = 0010;
                     next_state = S4;
                                            end
          S4 : begin count = 4'b0001;
                                                  // count = 1000;
                                            end
                     next_state = S5;
                                                  // count = 0001;
          S5 : begin count = 4'b1000;
                     next_state = SO;
                                            end
     default: begin count = 4'b0001;
                                                  // count = 1000;
                     next_state = 50;
                                            end
   endcase
 endmodule.
```

```
module Jerky_4Bit_counter_tb ();
            clk, reset;
wire [3:0] count;
wire [2:0] state;
wire [2:0] next_state;
 Jerky_4Bit_counter UUT (clk, reset, count);
                                                              Internal probes to
                                                              observe the state and
 assign state
                 = UUT.state;
 assign next_state = UUT.next_state; 
                                                              the net state registers.
 initial
   begin
      clk = 1'b0;
      forever
      #5 clk = ~clk;
  initial
   begin
       reset = 1'b1:
   #50 reset = 1'b0;
   #160 \text{ reset} = 1'b1;
   #40 reset = 1'b0;
   end
 endmodule
```

