

```

1  /*-----
2  Name Ron Kalin
3  Class: EE417 Summer 2024
4  Lesson 09 HW Question 01
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: test-bench for moving average FIR filter
7  -----*/
8  module moving_average_filter_tb ();
9      // Parameters
10     parameter DATA_WIDTH = 4;
11     parameter FILT_LENGTH = 4;
12
13     // signals
14     reg clk, reset, enable;
15     reg [DATA_WIDTH-1:0] sample_in;
16     wire [2*DATA_WIDTH-1:0] filtered_sample;
17
18     //wires monitor internal variables
19     wire [DATA_WIDTH-1:0] buffer0, buffer1, buffer2, buffer3;
20     wire [DATA_WIDTH-1:0] coeff0, coeff1,coeff2,coeff3;
21     wire [DATA_WIDTH-1:0] tap_outputs [0:3];
22
23     // Instantiate the moving_average_filter module
24     moving_average_filter UUT (
25         .filtered_sample(filtered_sample),
26         .sample_in(sample_in),
27         .enable(enable),
28         .clk(clk),
29         .reset(reset)
30     );
31     assign buffer0 =UUT.buffer0;
32     assign buffer1 =UUT.buffer1;
33     assign buffer2 =UUT.buffer2;
34     assign buffer3 =UUT.buffer3;
35     assign coeff0 =UUT.coeff0;
36     assign coeff1 =UUT.coeff1;
37     assign coeff2 =UUT.coeff2;
38     assign coeff3 =UUT.coeff3;
39     assign tap_outputs [0]=UUT.tap_outputs [0];
40     assign tap_outputs [1]=UUT.tap_outputs [1];
41     assign tap_outputs [2]=UUT.tap_outputs [2];
42     assign tap_outputs [3]=UUT.tap_outputs [3];
43
44     // Clock generation
45     always #5 clk = ~clk;
46
47     // Test stimulus
48     initial begin
49         clk = 0;
50         reset = 1;
51         #10 reset = 0; enable =1; // Release reset, enable
52         #20 sample_in = 4'b0000; // input sample of 0
53         #20 sample_in = 4'b0000; // input sample of 0
54         #20 sample_in = 4'b0100; // input sample of 4
55         #20 sample_in = 4'b0000; // input sample of 0
56         #20; // wait for some cycles
57
58         // Applying additional test vectors
59         #20 sample_in = 4'b0001; // input sample of 1
60         #20 sample_in = 4'b0010; // input sample of 2
61         #20 sample_in = 4'b0011; // input sample of 3
62         #20 sample_in = 4'b0100; // input sample of 4
63         #20 sample_in = 4'b0101; // input sample of 5
64         #20 sample_in = 4'b0110; // input sample of 6
65         #20 sample_in = 4'b0111; // input sample of 7
66         #20 sample_in = 4'b1000; // input sample of 8
67         #20 sample_in = 4'b1001; // input sample of 9
68         #20 sample_in = 4'b1010; // input sample of 10
69         #20 sample_in = 4'b1011; // input sample of 11
70         #20 enable =0;

```

```
71      #40 enable =1;
72      #20 sample_in = 4'b1100; // input sample of 12
73      #20 sample_in = 4'b1101; // input sample of 13
74      #20 sample_in = 4'b1110; // input sample of 14
75      #20 sample_in = 4'b1111; // input sample of 15
76      #20 sample_in = 4'b1000; // input sample of 8
77      #20; // wait for some cycles
78
79      $display("Filtered Output: %h", filtered_sample);
80      //$finish;
81  end
82
83  endmodule
```