```
Date: July 14, 2024
 1
     Name Lamin Jammeh
 2
     CLass: EE417 Summer 2024
 3
     Lesson 09 HW Question 2
 4
 5
     Group: Ron Kalin/ Lamin Jammeh
 6
     Project Description: This module is Differentiator, it finds the difference between
 7
     adjacent sample
                 ·----*/
 8
 9
10
     module Differentiator #(parameter word_size = 8)
11
12
                           output [word_size-1:0] Data_out,
13
                           input
                                  [word_size-1:0] Data_in,
14
                                                hold, clock, reset
                           input
15
16
17
     // Internal registers and wires
     reg [word_size-1:0] buffer; // Internal register for buffer
18
19
20
     // Assign the formula for Data_out
21
     assign Data_out = Data_in - buffer;
22
23
     always @(posedge clock)
24
       begin
25
          if (reset)
26
27
            @ high reset the following will occur
28
             ** buffer goes to zero
             ** Data_in will keep its value since it is an external input but the buffer will
29
     remain zero
30
            ** Data_out will still be [Data_in - buffer] but since buffer is zero therefore
     Data_out will be Data_in
31
            ** This Means that no filtering is occurring at high reset
32
     _____
33
              buffer \leq 0; // when reset is high, and clock is rising, buffer \leq 0
34
          else if (hold) /*-----
35
36
             @ low rest and hold = 1 the following will happen
37
             **buffer Keeps it current value
38
39
             ** Data_in is not transfered to buffer
             ** Data_out is still equal to [Data_in - buffer] but
40
             ** therefore @ hold = 1 the buffer is not updated
41
42
              buffer <= buffer; // when hold is high, reset is low, and clock is rising, buffer
43
     remains unchanged
44
          else
45
              @ hold = 0 and reset = 0 the following will occur
46
47
              ** buffer will store the previous Data_in value
              ** Data_out will be (Data_in - buffer)
48
              ** therefore the buffer is update when hold is low and reset is low
49
50
              buffer <= Data_in; // When hold is low, reset is low, and clock is rising, buffer
51
     <= Data_in
52
       end
53
54
     endmodule
```