UDP1 Verilog code

```
primitive Adder sum (sum lsb, c in, a, b);
output sum_lsb;
input c_in, a, b;
//define the truth table [note only enter the LSB as the output]
//if ans=0 therfore LSB=0 if ans=1 therfore LSB=1 if ans=2 therfore LSB=0 if ans=3 therfore LSB=1
// c_in, a, b: sum_lsb
                        make sure this follows the defination of he primitive from above
    0
            0:
                0;
       0
            1:
                 1;
           0:
                1;
       1
    0
           1:
                0;
    1 0 0:
                1;
    1 0 1:
                0;
    1 1 0: 0;
    1 1 1:
                1;
    endtable
    endprimitive
```

UDP2 Verilog code

```
primitive Adder_carry (carry_msb, c_in, a, b);
 //define the inouts and outputs
  output carry msb;
  input c_in, a, b;
  //define the truth table [note only enter the LSB as the output]
  //if ans=0 therfore MSB=0 if ans=1 therfore MSB=0 if ans=2 therfore MSB=1 if ans=3 therfore MSB=1
  // c_in, a, b: carry_msb
                              make sure this follows the defination of he primitive from above
            0 0: 0;
           0 1:
           1 0: 0;
1 1: 1;
0 0: 0;
      0
          0 1: 1;
               0:
                     1;
               1:
      endtable
      endprimitive
```


Full Adder Module

```
module full adder(
     input a,
      input b,
     input c_in,
     output sum,
     output carry
     );
⊟//wire sum;
T//wire carry;
  // Instantiate the Adder_sum
Adder sum UDP1(
     .a(a),
     .b(b),
      .c in(c in),
      .sum lsb(sum)
  // Instantiate the Adder carry
Adder_carry UDP2(
     .a(a),
      .b(b),
      .c_in(c_in),
      .carry msb (carry)
 endmodule
```

Test-Bench for Full Adder

```
module full_adder_tb(); //defines the module for the test bench
//defines the output as a wire
wire sum;
wire carry;
                     //defines the inputs as a register
//instantiate the Module under test or UUT=unit under test
full_adder UUT (a, b, c_in, sum, carry);
//Test the different combination to check if the output is the expected answer
                            //initial block
initial
                                 //begine block
   begin
       a = 0; b = 0; c_{in} = 0;
        #10000;
        a = 0; b = 0; c_{in} = 1;
        #10000;
        a = 0; b = 1; c_{in} = 0;
        #10000;
        a = 0; b = 1; c_{in} = 1;
        #10000;
        a = 1; b = 0; c in = 0;
        a = 1; b = 0; c in = 1;
        a = 1; b = 1; c_in = 0;
        a = 1; b = 1; c in = 1;
        #10000;
                      // ends the begin block for the different combinations
    end
endmodule
                 //ends the entire module
```

Netlist of Full Adder



Four-bit Input Adder


Verilog Code for one bit full adder

```
module oneBit_full_Adder(A, B, C_in, Sum, C_out);
input A, B, C_in;
output Sum, C_out;
assign {C_out, Sum} = A + B + C_in;
endmodule
```


Verilog Code for four bit full adder

```
module fourBit_adder (
input [3:0] A,
      input [3:0] B,
      input C_in,
output [3:0] Sum,
      output C_out
       wire C1, C2, C3; //define all the wire between the oneBit full adders
      // Instantiate four oneBit full adders and call then FA[3:0]
      oneBit_full_Adder FA0 (
          .A(A[0]),
          .B(B[0]),
          .C_in(C_in),
          .Sum (Sum [0]),
          .C_out(C1)
      oneBit full Adder FA1 (
          .A(A[1]),
          .B(B[1]),
          .C_in(C1),
          .Sum (Sum [1]),
          .C_out(C2)
      oneBit_full_Adder FA2 (
         .A(A[2]),
          .B(B[2]),
          .C_in(C2),
          .Sum (Sum [2]),
          .C_out(C3)
      oneBit_full_Adder FA3 (
          .A(A[3]),
          .B(B[3]),
          .C_in(C3),
          .Sum (Sum [3]),
          .C_out(C_out)
  endmodule
```

Netlist of four bit Full Adder



Wave Form four bit full adder



Part 2

Verilog Code for divBy3

Test-Bench for diivBy3


```
module divBy3_tb();
    reg [3:0] A;
    wire divBy3;

// Instantiate the divBy5 module
    divBy3 uut (
        .A(A),
        .divBy3(divBy3)
);


initial
begin

A = 4'b0001; #10; //0
A = 4'b0010; #10; // 2
A = 4'b0011; #10; // 3
A = 4'b0100; #10; // 4
A = 4'b0100; #10; // 5
A = 4'b0101; #10; // 5
A = 4'b0110; #10; // 6
A = 4'b0111; #10; // 7
A = 4'b1000; #10; // 8
A = 4'b1001; #10; // 9
A = 4'b1011; #10; // 10
A = 4'b1011; #10; // 11
A = 4'b1011; #10; // 12
A = 4'b1111; #10; // 13
A = 4'b1111; #10; // 15
end
endmodule
```

Netlist divBy5



Wave Form divBy5




Verilog Code for divBy5


Test-Bench for diivBy5

```
module divBy5_tb();
    reg [3:0] A;
    wire divBy5;
    // Instantiate the divBy5 module
    divBy5 uut (
        A(A)
        .divBy5(divBy5)
    );
    initial begin
        // Test cases
        A = 4'b0000; #10; // 0
        A = 4'b0001; #10; // 1
        A = 4'b0010; #10; // 2
        A = 4'b0011; #10; // 3
        A = 4'b0100; #10; // 4
        A = 4'b0101; #10; // 5
        A = 4'b0110; #10; // 6
        A = 4'b0111; #10; // 7
        A = 4'b1000; #10; // 8
        A = 4'b1001; #10; // 9
        A = 4'b1010; #10; // 10
        A = 4'b1011; #10; // 11
        A = 4'b1100; #10; // 12
        A = 4'b1101; #10; // 13
        A = 4'b1110; #10; // 14
        A = 4'b1111; #10; // 15
    end
endmodule
```

Netlist divBy5




Wave Form divBy5



Verilog Code for combine divider

Test-Bench for combine divider

Netlist divBy5



Wave Form divBy5

