

```

1  /*-----
2  Name:    Lamin Jammeh
3  Class:   CE6325 Fall_2024
4  Project: 1
5  Project Description: this is a Finite Impulse Response (FIR) filter design using Verilog HDL
6  The design follows the concepts below
7  **The filter order is selected and parameterized so the design can be scaled in the future
8  **The filter coefficients are pre-determined
9  **Data_in samples will be provided in the testbench to determine the filter behavior
10 **The Data_in sample is Multiplied and accumulated through the different filter stages/taps
11 **The Data_out word_size = word_in + coeff_size + [log2[N]] where N= # of taps in the filter
12
13 -----*/
14 module FIR_Filter_Project1 #(parameter order = 5,                      //filter
15 order [pre-determined]
16                               parameter word_size_in = 4,              //size of
17 data_in [pre-determined]
18                               parameter word_size_out = 16) //word_size = word_in +
19                               coeff_size + [log2[N]] N=4, & coeff=word_in
20
21 //declare inputs and outputs
22 (
23   output [word_size_out - 1:0] Data_out,
24   input  [word_size_in - 1:0]  Data_in,
25   input  clock, reset
26 );
27
28 reg [word_size_in - 1:0] Samples[order-1:0]; //temp storage for input samples
29 (x(n))
30 reg [word_size_out - 1:0] acc; //temp storage for output data
31 integer k;
32
33 //Filter Coefficients
34 parameter b0 = 4'd7;
35 parameter b1 = 4'd8;
36 parameter b2 = 4'd9;
37 parameter b3 = 4'd12;
38 parameter b4 = 4'd4;
39
40 //define the formula for the output
41 assign Data_out = acc;
42
43 always @(posedge clock)
44 begin
45   if (reset == 1)
46     //when reset is high and clock is rising samples[k] = 0 regardless of k value
47     begin
48       for (k = 0; k < order; k = k+1)
49         begin
50           Samples[k] <= 0;
51           acc <= 0;
52         end
53     end
54   else
55     //when reset is low and clock is rising compute Samples with data_in to get Data_out
56     begin
57       Samples[0] <= Data_in; //@ k=0 Samples[0] <= Data_in
58       for (k = 1; k < order; k = k + 1) // from k=1 to k=order Samples[k]
59         <=Samples[k-1]
60         begin
61           Samples[k] <= Samples[k - 1]; //Data_in will go through all the
62           filter coefficients
63           acc <= b0*Data_in
64             + b1*Samples[0]
65             + b2*Samples[1]
66             + b3*Samples[2]
67             + b4*Samples[3];
68         end
69     end
70 end

```

```
64     end
65 endmodule
```