



Design a module acting as a comparator



① \* Gate level design (K-map, write the Switching function) assign

② \* Design using Behavioral description.

$(a > b)$   
 $(a == b)$   
 $(a < b)$

conditional operator

assign

$x = (a > b) ? 1'b1 : 1'b0 ;$

if the condition is false

if the condition is true  
 $x = 1$

# ① Comparator Gate level Design :

		$A_1 A_0$			
		00	01	11	10
$B_1 B_0$	00	1	0	0	0
	01	0	1	0	0
	11	0	0	1	0
	10	0	0	0	1

$a_{eq\_b}$

$$a_{eq\_b} = \underline{\bar{A}_1 \bar{A}_0 \bar{B}_1 \bar{B}_0} + \underline{\bar{A}_1 A_0 \bar{B}_1 B_0} \\ + \underline{A_1 A_0 \bar{B}_1 B_0} + \underline{A_1 \bar{A}_0 B_1 \bar{B}_0}$$

		$A_1 A_0$			
		00	01	11	10
$B_1 B_0$	00	0	1	1	1
	01	0	0	1	1
	11	0	0	0	0
	10	0	0	1	0

$a_{gt\_b}$

$$a_{gt\_b} = A_1 \bar{B}_1 + A_0 \bar{B}_1 \bar{B}_0 \\ + A_1 A_0 \bar{B}_0$$

		$A_1 A_0$			
		00	01	11	10
$B_1 B_0$	00	0	0	0	0
	01	1	0	0	0
	11	1	1	0	1
	10	1	1	0	0

$a_{lt\_b}$

$$a_{lt\_b} = \bar{A}_1 B_1 \\ + \bar{A}_1 \bar{A}_0 B_0 \\ + \bar{A}_0 B_1 B_0$$

```
module TwoBit_comparator ( output a_eq_b , a_lt_b , a_gt_b ,  
                           input [1:0] a, b );
```

```
wire A0bar , A1bar , B1bar , B0bar ;
```

```
wire c1 , c2 , c3 , c4 ;
```

```
Not    not1    ( A0bar , a[0] ) ;  
NOT    not2    ( A1bar , a[1] ) ;  
NOT    not3    ( B0bar , b[0] ) ;  
NOT    not4    ( B1bar , b[1] ) ;  
  
AND    and1    ( c1 , A0bar , A1bar , B0bar , B1bar ) ;  
AND    and2    ( c2 , A1bar , B1bar , a[0] , b[0] ) ;  
AND    and3    ( c3 , A0bar , B0bar , a[1] , b[1] ) ;  
AND    and4    ( c4 , a[1] , a[0] , b[1] , b[0] ) ;
```

```
OR    or1    ( a_eq_b , c1 , c2 , c3 , c4 ) ;
```

↓  
complete the code for  
a\_lt\_b  
a\_gt\_b

endmodule

module TwoBit\_comparator ( output a\_gt\_b , a\_eq\_b , a\_lt\_b ,  
input [1:0] a, b ) ;

wire A0 , A1 , B1 , B2 ;

assign A0 = a[0] ;

assign A1 = a[1] ;

assign B0 = b[0] ;

assign B1 = b[1] ;

assign a\_eq\_b = ( ( <sup>not</sup> A1 ) & ( <sup>and</sup> <sup>not</sup> A0 ) & ( <sup>not</sup> B1 ) & ( <sup>not</sup> B0 ) ) // 00 & 00  
| ( ( <sup>not</sup> A1 ) & A0 & ( <sup>not</sup> B1 ) & B0 ) // 01 & 01  
| ( A1 & ( <sup>not</sup> A0 ) & B1 & ( <sup>not</sup> B0 ) ) // 10 & 10  
| ( A1 & A0 & B1 & B0 ) ; // 11 & 11

assign a\_gt\_b = (A1 & (~B1)) | (A1 & A0 & (~B0)) | (A0 & (~B0) & (~B1)) ;

assign a\_lt\_b = (~A1) & B1 | (~A1) & (~A0) & B0 | (B1 & B0 & (~A0)) ;

end module

---

module TwoBit\_comparator (output a\_eq\_b , a\_lt\_b , a\_gt\_b ;  
input [1:0] a , b ) ;

assign a\_eq\_b = (a == b) ? 1'b1 : 1'b0 ;


assign a\_lt\_b = (a < b) ? 1'b1 : 1'b0 ;

assign a\_gt\_b = (a > b) ? 1'b1 : 1'b0 ;



end module

# 4Bit\_comparator

A\_input



B\_input



$$\begin{aligned}
 a\_eq\_b &= a\_eq\_b\_LSB \ \& \ a\_eq\_b\_MSB ; \\
 a\_lt\_b &= a\_lt\_b\_MSB \ | \ (a\_eq\_b\_MSB \ \& \ a\_lt\_b\_LSB) ; \\
 a\_gt\_b &= a\_gt\_b\_MSB \ | \ (a\_eq\_b\_MSB \ \& \ a\_gt\_b\_LSB) ;
 \end{aligned}$$