

FIR Filter Design

PROJECT 2 CE6325 VLSI DESIGN: SYNOPSYS PROJECT

LAMIN JAMMEH NET-ID: DAL852207

Project Description:

The Finite Impulse Response (FIR) filter designed in Project 1 had to be scaled to reach the project specifications. The original design had 386 cells after analysis and elaboration using Synopsys EDA tool.

The filter tap (order) was changed to 15 and both the input (Data_in) and output (Data_out) sizes were increased. These changes increased the latency in the simulation. To improve this, Pipeline registers were added to the output of each Multiply node and input of each addition node to reduce latency and idle time.

Design Specification:

Filter order: 15

Filter coefficients: [7, 8, 9, 12, 4, 7, 8, 9, 12, 4]

Data_in size: 8

Data_out size: 20

PR_mul and PR_add: Pipeline registers for multiplication results and addition results respectively

Data flow of the Design




Figure 1: Finite Impulse Response (FIR) Filter using Multiply and Accumulate with Pipeline Registers

Testbench Process Flow




Figure 2: Shows the Testbench Process flow

Table 1 showing Filter out with when Data_in = decimal (6) in this case

Data_in		Sample[k]	Filter Coefficient (bn)		bn * Sample[k]		Acc @ filter stage
6		6	7		42	acc0	42
		6	8		48	acc1	90
		6	9		54	acc2	144
		6	12		72	acc3	216
		6	4		24	acc4	240
		6	7		42	acc5	282
	Data_in	6	8	bn * Sample[k]	48	acc6	330
		6	9		54	acc7	384
		6	12		72	acc8	456
		6	4		24	acc9	480
		6	7		42	acc10	522
		6	8		48	acc11	570
		6	9		54	acc12	624
		6	12		72	acc13	696
		6	4		24	Data_out/acc14	720

Table 1 shows that Data_in will go shift through all of Sample[k] when enough time is allowed before changing the value at the input. The value in each register of Sample[k] is multiplied by the filter

Design Simulation Results from Behavioral Model

Netlist from Verilog Model using Intel Quartus Prime and Questa




Figure 3: Netlist for the FIR filter

Table 2 shows the observed values from the Behavioral Model Transcript Report

```
# run -all
# Time:
                                     Data_in: 0
                                                                       Data out:
                                                                                                             reset: 1
 # Time:
# Time:
                                     Data_in: 0
Data_in: 0
                                                                      Data_out:
Data_out:
                                                                                                             reset: 1
reset: 0
   Time: 160
Time: 310
                                     Data_in: 6
Data_in: 3
                                                                      Data_out:
Data_out:
                                                                                                             reset:
                                     Data_in: 3
Data_in: 3
    Time: 325
                                                                      Data out:
                                                                                                             reset:
    Time: 335
Time: 460
                                                                      Data_out: 720
Data_out: 720
                                     Data in: 2
                                                                                                             reset:
                                     Data_in: 2
Data_in: 2
Data_in: 2
Data_in: 5
Data_in: 5
    Time: 475
Time: 485
                                                                      Data_out: 699
Data_out: 360
                                                                                                             reset:
reset:
    Time: 610
Time: 620
Time: 625
                                                                      Data_out: 360
Data_out: 360
                                                                                                             reset:
reset:
                                                                      Data_out:
Data_out:
Data_out:
                                     Data_in: 5
Data_in: 5
                                                                                                             reset:
                                     Data_in: 2
Data_in: 2
Data_in: 2
    Time:
                                                                                                             reset:
    Time:
Time:
                                                                      Data_out: 35
Data_out: 600
                                                                                                             reset:
                                     Data_in: 0
Data_in: 0
Data_in: 0
Data_in: 2
    Time: 930
Time: 945
                                                                      Data_out: 600
Data_out: 579
                                                                                                             reset:
                                                                                                             reset:
    Time: 955
                                                                      Data out: 240
                                                                                                              reset:
    Time: 1080
Time: 1095
                                                                       Data_out: 240
   | Time: 1080 | Data_in: 2 | Data_out: 240 | reset: 0 |
| Time: 1095 | Data_in: 2 | Data_out: 226 | reset: 0 |
| Time: 1105 | Data_in: 2 | Data_out: 0 | reset: 0 |
| Time: 1230 | Data_in: 4 | Data_out: 0 | reset: 0 |
| Time: 1235 | Data_in: 4 | Data_out: 14 | reset: 0 |
| Time: 1255 | Data_in: 4 | Data_out: 14 | reset: 0 |
| Time: 1255 | Data_in: 4 | Data_out: 240 | reset: 0 |
| *** Note: &stop : C:/Users/lmnjm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Projectl_tb.v(66) |
| Time: 1380 ps | Iteration: 0 | Instance: /FIR_Filter_Projectl_tb
# Time: 1245
# Time: 1245
# Time: 1255
# ** Note:
```

Simulation Waveform for the Behavioral Model using Intel Quartus Prime and Questa




Figure 4: Behavioral Waveform showing that that the Data_out is dependent on reset and rising edge of the clock signal.

Design Simulation Results from Structural Model

Table3 shows the observed values from the Structural Model Transcript Report which is identical to behavioral Model's Trancript report

```
Ele Ent Yow Boognames Window Help

| Commission | Commiss
```

Simulation Waveform for the Structural model




Figure 5: Structural Waveform showing that that the Data_out is dependent on reset and rising edge of the clock signal.

Cell Report from Synopsys (note some of the cells have been deleted)

Report : cell

Design : FIR_Filter_Project1

Version: 0-2018.06-SP1

Date : Sun Sep 8 21:30:47 2024

Attributes:

b - black box (unknown)

h - hierarchical

n - noncombinational

r - removable

u - contains unmapped logic

Cell	Reference	Library	Area	Attributes
Data_out_reg[0]	dff	library		n
Data_out_reg[1]	dff	library	7.000000	n
Data_out_reg[2]	dff	library	7.000000	n
Data_out_reg[3]	dff	library	7.000000	n
Data_out_reg[4]	dff	library	7.000000	n
Data out reg[5]	dff	library	7.000000	n
Data out reg[6]	dff	library	7.000000	n
Data_out_reg[7]	dff	library	7.000000	n
Data_out_reg[8]	dff	library	7.000000	n
Data_out_reg[9]	dff	library	7.000000	n
U2865	inv	library	1.000000	
U2866	inv	library	1.000000	
U2867	inv	library	1.000000	
U2868	inv	library	1.000000	
U2869	nand3	library	1.000000	
U2870	nor3	library	1.000000	
U2871	inv	library	1.000000	
Total 3694 cells			8304.0000	00

Header.v module (contains all the different cell types use to create the structural Model)

```
module inv(in, out);
         input in;
         output out;
         assign out = ~in;
endmodule
         module nand2(a, b, out);
         input a, b;
         output out;
         assign out = ~(a & b);
         endmodule
         module nand3(a, b, c, out);
 14
15
16
17
18
19
20
21
         input a, b, c;
         output out;
         assign out = ~(a & b & c);
         endmodule
         module nand4(a, b, c, d, out);
         input a, b, c, d;
         output out;
         assign out = ~(a & b & c & d);
         endmodule
 24
25
26
27
28
29
30
         module nor2(a, b, out);
         input a, b;
         output out;
         assign out = ~(a | b);
endmodule
         module nor3(a, b, c, out);
         input a, b, c;
         output out;
 34
         assign out = ~(a | b | c);
         endmodule
 36
         module xor2(a, b, out);
 38
         input a, b;
         output out;
 40
41
         assign out = (a ^ b);
         endmodule
 42
         module aoi12(a, b, c, out);
 44
         input a, b, c;
 45
         output out;
 46
         assign out = ~(a | (b & c));
 47
         endmodule
 48
 49
         module aoi22(a, b, c, d, out);
 50
         input a, b, c, d;
         output out;
        assign out = ~((a & b) | (c & d));
53
       endmodule
       module oail2(a, b, c, out);
       input a, b, c;
output out;
assign out = ~(a & (b | c));
endnodule
       module oai22(a, b, c, d, out);
       input a, b, c, d;
output out;
assign out = ~((a | b) 6 (c | d));
endmodule
64
65
       module dff( d, gclk, rnot, q);
input d, gclk, rnot;
output q;
       reg q;
always 8(posedge gclk or negedge rnot)
        if (rnot == 1'b0)
   q = 1'b0;
else
       q = d;
endmodule
```

Summary:

The initial design from Project1 had to be scaled to meet the project Specification of at least 3000 cells

The structural Model from Synopsys and the header file were simulated on Model sim to obtain the transcript report and the waveform

The Table from the behavioral model was identical to the table from the structural model, the waveforms are also identical. These concludes that the structural model and the behavioral model are identical

The header.v file shows the different types of cells (inv, nan2, nan3, aoi12, oai12, dff, etc.) that will be need in the design library to create the FIR filter

The design will have a total of 3694 cells.

```
Lamin Jammeh
 3
     CLass: CE6325 Fall_2024
     Project: 1 Scaled up
 5
     Project Description: this is a Finite Impulse Response (FIR) filter design using Verilog HDL
6
     The design follows the concepts below
7
     **The filter order is selected and parameterized so the design can be scaled in the fututre
8
     **The filter cooefficents are pre-determined
9
     **Data_in samples will be provided in the testbench to determine the filter behavior
     **The Data_in sample is Multiplied and accumalated through the diffrent filter stages/taps
10
     **The Data_out word_size = word_in + coeff_size + [log2[N]] where N= # of taps in the filte
11
12
13
14
    module FIR_Filter_Project1
15
         \#(parameter order = 15,
                                    // Filter order [N=15] coeff size =8 [Max_coeff_size = 2^8 -1
16
           parameter word_size_in = 8, // Size of data_in [Max_Data_in = 2^8 - 1 = 255]
17
           parameter word_size_out = 20) // Output word size = log_2 (N * Max_Data_in *
    Max\_coeff) = roughly 20
18
19
         // Declare inputs and outputs
20
21
         output reg [word_size_out - 1:0]
                                             Data_out,
22
                    [word_size_in - 1:0]
         input
                                             Data_in,
23
         input
                                             clock, reset
24
         );
25
26
         reg [word_size_in -1:0] Samples[order-1:0];
                                                         // Temporary storage for input samples
27
         reg [word_size_out -1:0] acc;
                                                         // Temporary storage for output data
28
         reg [word_size_out -1:0] PR_mul[order-1:0];
                                                         // Storage for multiplication results
29
         reg [word_size_out -1:0] PR_add[order-1:0];
                                                         // Pipeline registers for add operations
30
         integer k;
31
32
         // Filter Coefficients
33
         parameter b0 = 8'd7;
         parameter b1 = 8'd8;
34
35
         parameter b2 = 8'd9;
36
         parameter b3 = 8'd12;
37
         parameter b4 = 8'd4;
38
39
         parameter b5 = 8'd7;
40
         parameter b6 = 8'd8;
41
         parameter b7 = 8'd9;
42
         parameter b8 = 8'd12;
43
         parameter b9 = 8'd4;
44
45
         parameter b10 = 8'd7;
46
         parameter b11 = 8'd8:
47
         parameter b12 = 8'd9;
48
         parameter b13 = 8'd12;
49
         parameter b14 = 8'd4;
50
51
         always @(posedge clock) begin
52
             if (reset == 1) begin
53
                 // Reset all samples, accumulation, and pipeline registers
54
                 for (k = 0; k < order; k = k + 1) begin
55
                     Samples[k] \leftarrow 0;
                     PR_{mu}[\bar{k}] <= 0;
56
57
                     PR_add[k] \ll 0;
58
                 end
59
                 acc \ll 0;
60
                 Data_out \leftarrow 0;
61
             end else begin
62
                 // Shift samples
                 Samples[0] <= Data_in;
63
                 for (k = 1; k < order; k = k + 1) begin
64
65
                     Samples[k] <= Samples[k - 1];
66
                 end
```

108

```
67
 68
                    // Compute multiplication results (pipeline stage 1)
 69
                     PR_mul[0] \le b0 * Data_in;
 70
                     PR_mul[1] \le b1 * Samples[0];
 71
                     PR_mul[2] <= b2 * Samples[1];</pre>
 72
                     PR_mul[3] \le b3 * Samples[2];
 73
                     PR_mul[4] \le b4 * Samples[3];
 74
                     PR_mul[5] \le b5 * Samples[4];
 75
                     PR_mul[6] <= b6 * Samples[5];
 76
                     PR_mul[7] \le b7 * Samples[6];
 77
                     PR_mul[8] \le b8 * Samples[7];
                     PR_{mul}[9] \le b9 * Samples[8];
 78
 79
 80
                     PR_mul[10] \le b10 * Samples[9];
                     PR_mul[11] \leftarrow b11 * Samples[10];
 81
                    PR_mul[12] <= b12 * Samples[11];
 82
                    PR_mul[13] <= b13 * Samples[12];
 83
                    PR_mul[14] \leftarrow b14 * Samples[13];
 84
 85
 86
                     // Pipeline stage for addition
 87
                    PR_add[0] \leftarrow PR_mul[0] + PR_mul[1];
 88
                     PR_add[1] \leftarrow PR_add[0] + PR_mul[2];
                     PR_add[2] \leftarrow PR_add[1] + PR_mul[3];
 89
 90
                     PR_add[3] \leftarrow PR_add[2] + PR_mul[4];
                     PR_add[4] \leftarrow PR_add[3] + PR_mul[5];
 91
                     PR_add[5] \leftarrow PR_add[4] + PR_mul[6];
 92
                     PR_add[6] <= PR_add[5] + PR_mul[7];</pre>
 93
 94
                     PR_add[7] \leftarrow PR_add[6] + PR_mul[8];
 95
                     PR_add[8] \leftarrow PR_add[7] + PR_mul[9];
 96
 97
                     PR_add[9] \leftarrow PR_add[8] + PR_mul[10];
                     PR_add[10] \leftarrow PR_add[9] + PR_mul[11];
 98
 99
                     PR_add[11] \le PR_add[10] + PR_mul[12];
                     PR_add[12] \leftarrow PR_add[11] + PR_mul[13];
100
                    PR_add[13] \leftarrow PR_add[12] + PR_mul[14];
101
                     // Final result after the last addition
102
                     acc \le PR\_add[13];
103
104
                    Data_out <= acc;
105
                end
106
           end
107
      endmodule
```

```
Name: Lamin Jammeh
3 CLass: CE6325 Fall 2024
   Project: 1,2
    Project Description: Teestbench for Project1
    **creeate a clock signal
    **Initialize all the input signals
7
    **apply some Sample Data in as [6325] in 10 time unit intervals
8
9
    **apply reset to test the reset signal
10
   **apply anothe set of sample Data in as [2024] in 10 time unit intervals
11
    **monitor the signals and end the test
12
    -----*/
13
14
15
   module FIR Filter Project1 tb;
16
17
    parameter order = 15;
18
   parameter word size in = 8;
19
   parameter word size out = 2 * word size in + 4;
20
21
   //declare ports for the design
22
         [word_size_out -1:0] Data_out;
           [word_size_in -1:0]
23
   req
                                Data in;
24
   reg
                                clock, reset;
25
    //declare the unit under test UUT
26
27
   FIR Filter Project1 UUT (.Data out (Data out),
28
                         .Data_in(Data_in),
29
                         .clock(clock),
30
                          .reset(reset)
31
                         );
32
33 // Instantiate the clock signal
34 initial
       begin
35
36
           clock = 0;
37
           forever #5 clock = ~clock;
38
       end
39
   //Instantiate the diiferent test scenarios to validate the design
40
41 //*****Scenario 1 initialize all input signals
42 initial
43
       begin
44
           reset = 1;
45
           Data in =0;
46
47
           #10 reset = 0; //wait for 10 timing units for the inital signals to go through
48
49
    //Scenario 2 apply some Data in samples and observe the outputs use [6 3 2 5] @ 100
    time unit intervals
50
           #150 Data in = 8'd6; //make sure time is long enough for Data in to
           mkae it to the last filter COefficient
51
           #150 Data in = 8'd3;
52
           #150
                 Data in = 8'd2;
53
           #150 Data in = 8'd5;
54
55 //Scenario 3 test the reset signal to validate the behavior
           56
57
58
59
   //Scenario 4 apple more samples to make sure the design works after reset
           #150 Data in = 8'd2;
60
                 Data_in = 8'd0;
61
           #150
62
           #150 Data in = 8'd2;
63
           #150 Data in = 8'd4;
64
65
   //stop the test
66
           #150 $stop;
67
        end
```