```
/*-----
     Name Ron Kalin
 3
     Class: EE417 Summer 2024
     Lesson 09 HW Question 01
     Group: Ron Kalin/ Lamin Jammeh
     Project Description: test-bench for moving average FIR filter
 8
     module moving_average_filter_tb();
 9
          // Parameters
10
          parameter DATA_WIDTH = 8;
11
          parameter FILT_LENGTH = 4;
12
13
           // Signals
14
           reg clk, reset, enable;
15
           reg [DATA_WIDTH-1:0] sample_in;
16
          wire [2*DATA_WIDTH-1:0] filtered_sample;
17
18
           //wires monitor internal variables
19
          wire [DATA_WIDTH-1:0] buffer0, buffer1, buffer2, buffer3;
20
          wire [DATA_WIDTH-1:0] coeff0, coeff1,coeff2,coeff3;
21
          wire [DATA_WIDTH-1:0] tap_outputs [0:3];
22
23
           // Instantiate the moving_average_filter module
24
          moving_average_filter UUT (
25
                .filtered_sample(filtered_sample),
26
               .sample_in(sample_in),
27
               .enable(enable),
28
                .clk(clk),
29
               .reset(reset)
30
          );
31
          assign buffer0 =UUT.buffer0;
32
          assign buffer1 =UUT.buffer1;
33
          assign buffer2 =UUT.buffer2;
34
          assign buffer3 =UUT.buffer3;
          assign coeff0 =UUT.coeff0;
35
          assign coeff1 =UUT.coeff1;
assign coeff2 =UUT.coeff2;
assign coeff3 =UUT.coeff3;
36
37
38
          assign tap_outputs[0]=UUT.tap_outputs[0];
assign tap_outputs[1]=UUT.tap_outputs[1];
assign tap_outputs[2]=UUT.tap_outputs[2];
39
40
41
42
          assign tap_outputs[3]=UUT.tap_outputs[3];
43
44
           // Clock generation
45
          always #5 clk = \simclk;
46
47
           // Test stimulus
48
           initial begin
49
               c1k = 0;
50
               reset = 1;
51
               #10 reset = 0; enable =1; // Release reset, enable
               #20 sample_in = 8'b0000_0000; // input sample of 0
#20 sample_in = 8'b0000_0000; // input sample of 0
#20 sample_in = 8'b0000_0100; // input sample of 4
52
53
54
               #20 sample_in = 8'b0000_0000;
                                                     // input sample of 0
55
56
               #20; // Wait for some cycles
57
58
               // Applying additional test vectors
               #20 sample_in = 8'b0001_0001; // input sample of 17
#20 sample_in = 8'b0010_0001; // input sample of 33
#20 sample_in = 8'b0011_0001; // input sample of 49
#20 sample_in = 8'b0100_0001; // input sample of 65
59
60
61
62
63
               #20 \text{ sample_in} = 8'b0101\_0001;
                                                    // input sample of 81
                                                    // input sample of 97
64
               #20 sample_in = 8'b0110_0001;
               #20 sample_in = 8'b0111_0001;
                                                    // input sample of 113
65
                                                    // input sample of 129
               #20 sample_in = 8'b1000_0001;
66
               #20 sample_in = 8'b1001_0001;
                                                    // input sample of 145
67
               #20 \text{ sample_in} = 8'b1010\_0001;
                                                    // input sample of 161
68
               #20 sample_in = 8'b1011_0001;
                                                    // input sample of 177
69
```

```
#20 enable =0;
71
              #40 enable =1;
72
             #20 sample_in = 8'b1100_0001;
                                              // input sample of 193
73
             #20 sample_in = 8'b1101_0001;
                                              // input sample of 209
                                              // input sample of 225
             #20 sample_in = 8'b1110_0001;
74
                                              // input sample of 241
// input sample of 129a
75
             #20 sample_in = 8'b1111_0001;
76
             #20 sample_in = 8'b1000_0001;
             #20; // Wait for some cycles
77
78
              $display("Filtered Output: %h", filtered_sample);
79
80
              //$finish;
81
              $stop;
82
         end
83
     // Display the results
84
85
     always @(posedge clk)
        begin
86
           $display("Filtered Output: %h", filtered_sample);
87
88
89
90
     endmodule
```

Date: July 14, 2024