DataPath Controller - Design Example - NRZ to PAM8 Serial Code Line Conversion

Consider the following datapath module.

- 1. Draw the internal structure of the module showing the registers and explaining the idea of operation.
- 2. Design a controller module that would control the conversion from NRZ to PAM8. The top module providing access to the host should have a reset that would reset the output to zero and should have an enable input to start the conversion and transmission process.
 - If the module is disabled during the construction of one 3-bit symbol, the controller should ignore the request until the symbol is completed.
 - Draw a State Graph for the controller FSM.
- 3. Design the top module and sketch the block diagram for it.
- 4. Create a testbench that verifies the functionality of your design.


Bonus: Modify your designs (datapath and/or controller) to down-sample the symbol rate by 2. This means that you would receive 3 bits to build one symbol and hold it while skipping the following three bits.

```
(data_out, data_in, clock, reset, start, load);
module PAM8_Datapath
output [2:0] data_out;
             data_in, clock, reset, start, load;
input
reg
       [2:0] shft_reg, out_reg;
assign data_out = out_reg;
always @ (posedge clock)
          if (reset) begin
                                  <= 3'b0;
                     shft_reg
                     out_reg
                                  <= 3'b0; end
     else if (start) begin
                     shft_reg
                                  <= {data_in, shft_reg[1:0]};
                     out_reg
                                  <= 3'b0; end
     else if (load)
                     begin
                     shft_reg
                                  <= {data_in, shft_reg[2:1]};
                     out_reg
                                  <= shft_reg; end
     else
                     shft_reg
                                  <= {data_in, shft_reg[2:1]};
endmodule
```

```
module PAM8_Datapath_controller (data_in, data_out, reset, clock, enable);
              data_in, reset, clock, enable;
input
output [2:0] data_out;
wire start, load;
                       (data_out, data_in, clock, reset, start, load);
PAM8_Datapath
                 m1
                       (start, load, enable, reset, clock);
PAM8_Controller m2
endmodule
module PAM8_Controller (start, load, enable, reset, clock);
              start, load;
output reg
input
              enable, reset, clock;
reg [2:0]
             state, next_state;
                      = 3'b000;
parameter
             idle
             starting = 3'b100;
parameter
             shift1
                      = 3'b001:
parameter
                      = 3'b010;
parameter
             shift2
             loading = 3'b011;
parameter
always @ (posedge clock)
if (reset) state <= idle;</pre>
      else state <= next_state;</pre>
always @ *
    case (state)
      idle
                : begin
                  start = 1'b0;
                  load = 1'b0;
                  if (enable) next_state = starting;
                          else next_state = idle;
                                                            end
      starting: begin
                      start = 1'b1;  // The LSB of the first symbol is loaded,
load = 1'b0;  // the output remains 0.
next_state = shift1; end
      shift1
                : begin
                         start = 1'b0:
                                              // The 2nd bit is received
                         load = 1'b0;
                         next_state = shift2;
                                                   end
      shift2
                : begin
                         start = 1'b0;
                                              // The MSB is received
                         load = 1'b0;
next_state = loading;
                                                   end
      loading
               : begin
                                              // The symbol is loaded to the output
                        start = 1'b0;
                                              // and the next LSB is loaded
                        load = 1'b1;
                        if(enable) next_state = shift1;
                                    next_state = idle;
                                                              end
                            else
    endcase
endmodule
```


```
module PAM8_tb ();
reg clock, reset, enable;
reg data_in;
wire [2:0] data_out;
reg [2:0] data_counter;
PAM8_Datapath_controller UUT (data_in, data_out, reset, clock, enable);
begin
              = 1'b0;
clock
             = 1'b1;
reset
enable
             = 1'b0;
              = 1'b0;
data_in
end
always
#10 clock = \simclock;
initial
begin
      data_counter = 3'b101;
#2Ŏ
forever
#60 data_counter = data_counter + 1'b1;
end
always
begin
      data_in = data_counter [0];
data_in = data_counter [1];
data_in = data_counter [2];
#20
#20
#20
end
initial
begin
#40 reset = 1'b0;
#80 enable = 1'b1;
#180 enable = 1'b0;
#240 enable = 1'b1;
end
endmodule
```


Although the enable signal went low, the module completed 3 clock cycles to finish building the started symbol.




When the reset is active, the output and the shift register are both equal to zero. The reset has direct control over the datapath of the PAM8 module. When the reset is deactivated, while the enable is zero, the datapath load the data_in to the MSB of the shift register and load the data in the shift register to the right. The output register remains unchanged, and holds its value. The output register would only update with the value passed from the shift register when it receives a "load" command from the controller.

At the first positive clock edge, that has the reset inactive and the enable active, the FSM of the controller exits the idle state and enters the "starting" state, where the "start" signal is set to high and the data_in is copied to the MSB of the shift register, while holding the old value of the output register.





PAM8_Controller:m2 state clock enable enable reset reset reset cload starting reset reset



Bonus Question:

```
Bonus Question:
Modify your designs (datapath and/or controller) to down-sample the symbol rate by 2.
This means that you would receive 3 bits to build one symbol and hold it while skipping the
following three bits.
module PAM8_Datapath_controller_Bonus (data_in, data_out, reset, clock, enable);
             data_in, reset, clock, enable;
output [2:0] data_out;
wire start, load;
PAM8_Datapath_Bonus
                           (data_out, data_in, clock, reset, start, load, hold);
                      m1
PAM8_Controller_Bonus m2
                           (start, load, enable, reset, clock, hold);
endmodule
                               (data_out, data_in, clock, reset, start, load, hold);
module PAM8_Datapath_Bonus
output [2:0] data_out;
input
              data_in, clock, reset, start, load;
input
              hold;
reg
       [2:0] shft_reg, out_reg;
assign data_out = out_reg;
always @ (posedge clock)
          if (reset) begin
                                    <= 3'b0;
<= 3'b0; end
                      shft_reg
                      out_reg
     else if (start)
                      begin
                                    <= {data_in, shft_reg[1:0]};
<= 3'b0; end
                      shft_reg
                      out_reg
     else if (load)
                      begin
                      shft_reg
                                    <= {data_in, shft_reg[2:1]};
                      out_reg
                                    <= shft_reg; end
     else if (hold)
                      begin
                      out_reg
                                    <= out_reg;
                      shft_reg
                                    <= 3'b0; end
     else
                      shft_reg
                                    <= {data_in, shft_reg[2:1]};
endmodule
module PAM8_Controller_Bonus (start, load, enable, reset, clock, hold);
output reg
              start, load, hold;
              enable, reset, clock;
input
reg [2:0]
             state, next_state;
                      = 3'b000;
parameter
             idle
             starting = 3'b100;
parameter
                     = 3'b001;
parameter
             shift1
                      = 3'b010;
parameter
             shift2
             loading = 3'b011;
parameter
                      = 3'b111;
parameter
             skip1
                      = 3'b110;
parameter
             skip2
                      = 3'b101;
parameter
             skip3
always @ (posedge clock)
if (reset) state <= idle;</pre>
      else state <= next_state;</pre>
```

```
always @ *
     begin
     start = 1'b0;
load = 1'b0;
hold = 1'b0;
     case (state)
                  : begin
       idle
                    if (enable) next_state = starting;
                            else next_state = idle;
                                                                 end
       starting : begin
                         start = 1'b1;  // The LSB of the first symbol is loaded,
next_state = shift1; end
                         next_state = shift2;
next_state = loading;
       shift1
       shift2
                 : begin
                                                  // The symbol is loaded to the output
       loading
                         load = 1'b1;
                          if(enable) next_state = skip1;
                               else
                                      next_state = idle;
                                                                    end
       skip1
                  : begin
                         hold = 1'b1;
next_state = skip2; end
                  : begin
       skip2
                         hold = 1'b1;
                         next_state = skip3; end
       skip3
                  : begin
                         hold = 1'b1;
                         if(enable) next_state = shift1;
                              else
                                      next_state = idle;
                                                                    end
                  : next_state = idle;
      default
      endcase
     end
endmodule
module PAM8_Bonus_tb ();
reg clock, reset, enable;
reg data_in;
wire [2:0] data_out;
reg [2:0] data_counter;
PAM8_Datapath_controller_Bonus UUT (data_in, data_out, reset, clock, enable);
initial
begin
               = 1'b0;
= 1'b1;
= 1'b0;
clock
reset
enable
data_in
end
always
#10 clock = ~clock;
initial
#20 data_counter = 3'b101;
forever
#60 data_counter = data_counter + 1'b1;
end
always
begin
#20
       data_in = data_counter [0];
       data_in = data_counter [1];
data_in = data_counter [2];
#20
#20
end
initial
begin
#40 reset = 1'b0;
#80 enable = 1'b1;
#180 enable = 1'b0;
#240 enable = 1'b1;
end
endmodule
```

