



```
1  /*-----*
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 4 Part 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: This portion takes use the output of the code2421_downCounter
7  and inverts it to form an up counter. this is possible because of the complementary
8  characteristics of 2421 code
9  -----*/
10
11 //define the input as the output of the downCounter and the assign and output
12 // note the system is already initialize from the code2421_downCounter block
13 //define the output as wire since the upcount block is intermediate to enable assignment
14 //operation
15 module code2421_upCounter (output wire [3:0] upcount,
16                             input clk,
17                             input reset,
18                             input enable
19                             );
20
21 wire [3:0] count;
22
23 //call the file for the code2421_downCounter
24 code2421_downCounter UDM_downCount(
25     .count(count),
26     .clk(clk),
27     .reset(reset),
28     .enable(enable)
29 );
30
31 //assign a function to the output of the upcounter
32 assign upcount = ~count;
33
34 endmodule
```

```
1  /*-----*/
2  Test Bench for code2421_upCounter
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 3 part 2
5  Group: Ron Kalin/ Lamin Jammeh
6  -----*/
7  //Step1 define the test bench
8  module code2421_upCounter_TB ();
9
10 //step2 define define the inputs and outputs of the testbench
11 reg      clk, reset, enable;
12 wire [3:0] count;
13 wire [3:0] upcount;
14
15
16
17 //step3 Instantiate the code2421_upCounter module
18 code2421_upCounter UUT (
19     .upcount(upcount),
20     .clk(clk),
21     .reset(reset),
22     .enable(enable)
23 );
24
25 //assign internal probe to count
26 assign count = UUT.count;
27
28 //step4 Initialize clock
29 initial
30     begin
31         clk = 0;
32         forever #5 clk = ~clk; // 10ns period
33     end
34
35 // Initialize signals
36 initial
37     begin
38         clk = 0;
39         reset = 0;
40         enable = 1; // Enable the counter
41
42         // Apply reset
43         #10 reset = 1;
44         #10 reset = 0;
45
46         // simulate some clock cycles
47         #50;
48
49         // Display both upcount and count values
50         $display("upcount = %b, count = %b", upcount, count);
51     end
52
53 endmodule
54
```





Transcript

```
# Loading work.code2421_upCounter(fast)
# Loading work.code2421_downCounter(fast)
#
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# upcount = 0100, count = 1011
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 04/Quartus + Questa codes/HW4/Q3/Up_Counter/simulation/questa,
wave.do}
```

The simulation summary shows the following

- The code2421_upCounter takes count as an input
 - Count is the output of the code2421_downCounter
- The input count in this case is count upward using the complementary property of code 2421
- Therefore the upcount = \sim count