

Explaining the ASMD (Algorithmic State Machine and DataPath) for the UART transmitter: Controller States



Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are de-asserted are not shown explicitly de-asserted. Conditional assertions are indicated by the name of the asserted signal.

Explaining the ASMD (Algorithmic State Machine and DataPath) for the UART transmitter: Controller Inputs




Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are de-asserted are not shown explicitly de-asserted. Conditional assertions are indicated by the name of the asserted signal.

Note: BC_It_BCmax asserts if $Bit_count < word_size +1$.

Diamond shapes are used for checking the value of a controller input. Controller inputs are always single bits signals, so they can be either '1' or '0'. Based on their logic value the transition arrow destination state and controller outputs are determined. The path followed in case the input is a logic '1' is annotated with a 1. Otherwise the path has no label.

The inputs to the controller can be coming from the user as an overall input to the top module (Byte_ready), or they can be internal signals generated by the DataPath (BC_lt_BCMax).


Explaining the ASMD (Algorithmic State Machine and DataPath) for the UART transmitter: Controller Outputs



Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are de-asserted are not shown explicitly de-asserted. Conditional assertions are indicated by the name of the asserted signal.

BC_lt_BCmax


Explaining the ASMD (Algorithmic State Machine and DataPath) for the UART transmitter: DataPath Registers




Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are de-asserted are not shown explicitly de-asserted. Conditional assertions are indicated by the name of the asserted signal.


Note: BC_It_BCmax asserts if $Bit_count < word_size +1$.

When the shift output is 1, the XMT_shifted will have its content shifted to the right and the MSB filled with a 1. Also with an active shift the bit_count register in the DataPath will increment by 1.



Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are de-asserted are not shown explicitly de-asserted. Conditional assertions are indicated by the name of the asserted signal.







Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are de-asserted are not shown explicitly de-asserted. Conditional assertions are indicated by the name of the asserted signal.

Note: BC_It_BCmax asserts if Bit_count < word_size +1.

Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall






clear = 0

if $T_byte = 0$,

start = 0


shift = 0clear = 0




Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are de-asserted are not shown explicitly de-asserted. Conditional assertions are indicated by the name of the asserted signal.

Note: BC_It_BCmax asserts if $Bit_count < word_size +1$.

Copyright © 2011 Pearson Education, Inc. publishing as Prentice Hall




Explaining the ASMD (Algorithmic State Machine and DataPath) for the UART transmitter: Controller Verilog code



Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are de-asserted are not shown explicitly de-asserted. Conditional assertions are indicated by the name of the asserted signal.

```
always @ (posedge clock, negedge rst b)
   begin: State transition
         if (rst b == 1'b0)
                              state <= idle;
          else
                              state <= next state; end
always @ (state, Load_Tx_datareg, Byte_ready, T_byte, BC_lt_BCmax)
    begin: Output and next state
         Load XMT DR = 0;
                                      Load XMT shftreg = 0;
              start = 0;
                                                  shift = 0;
                                              next state = idle;
              clear = 0;
          case (state)
                idle:
                        if (Load Tx datareg == 1'b1) begin
                                     Load XMT DR = 1;
                                     next state = idle;
                        else if (Byte ready == 1'b1) begin
                                     Load XMT shftreg = 1;
                                     next state = waiting;
                                                               end
               waiting: if (T byte == 1'b1) begin
                                     start = 1;
                                      next_state = sending; end
                                      next state = waiting;
                          else
              sending: if (BC It BCmax) begin
                                      shift = 1;
                                      next_state = sending; end
                        else begin
                                     clear = 1;
                                     next state = idle; end
               default: next state = idle;
           endcase
     end
```

Explaining the ASMD (Algorithmic State Machine and DataPath) for the UART transmitter: DataPath Verilog code



Note: Only the branch corresponding to a true decision is annotated at a decision diamond; signals that are de-asserted are not shown explicitly de-asserted. Conditional assertions are indicated by the name of the asserted signal.

```
assign Serial out = XMT shftreg[0];
assign BC_lt_BCmax = (bit_count < word_size+1);
always @ (posedge clock, negedge rst b)
     if (rst b == 0) begin
               XMT shftreg <= 9'h1FF;
               bit count <= 0;
                     end
         else begin: Register Transfers
               if (Load XMT DR == 1'b1)
                 XMT datareg <= Data Bus;
                                               // get the data word from data bus
               if (Load Tx SR == 1'b1)
                 XMT shftreg <= {XMT datareg, 1'b1}; // load shftreg & insert start bit
               if (start == 1'b1)
                 XMT shftreg [0] \le 0;
                                               // signal start of transmission
              if (clear == 1'b1)
                 bit count <= 0;
              if (shift == 1'b1) begin // shift Shift Register right and fill with 1's
                XMT_shftreg <= {1'b1, XMT_shftreg [word_size : 1]};</pre>
                 bit_count <= bit_count + 1;
                end
```