
endmodule

31


```
module PAM4_to_Manchester (
 1
 2
                                 Manchester_out,
3
                                 PAM4_in,
4
5
6
7
                                 clk,
                                 reset
                                 );
8
     //assigen the inputs and outputs as registers and wires
                      clk, reset;
9
     input wire
                                              //clk and reset signal
     input wire [1:0] PAM4_in;
10
                                             //2 bits PAM4_in input signal
                       Manchester_out;
11
    output wire
                                             //declare as wire since it will be connected to module
12
13
     //internal probe
14
    wire NRZ_data;
                                 //output signal from the PAM4_to NRZ module
15
16
     //instantiate the PAM4-NRZ and NRZ-Manchester modules as user define modules (UDM1 and UDM2)
17
    PAM4_to_NRZ UDM1 (
18
                        .NRZ_out(NRZ_data),
                                                                      //note NRZ_out becomes
    NRZ_data
19
                        .PAM4_in(PAM4_in),
20
                        .clk(clk),
21
                        .reset(reset)
22
                      );
23
    NRZ_to_Manchester UDM2 (
24
25
                              .Manchester_out(Manchester_out),
                                                                      //note NRZ_in becomes NRZ_data
26
                              .NRZ_in(NRZ_data),
27
                              .c1k(c1k),
28
                              .reset(reset)
29
                             );
30
```



50

endmodule

```
1
     module PAM4_to_Manchester_TB ();
 2
 3
     //define the registers=wire and wires=registers from desing-to-testbench
 4
               clk, reset;
                                         //clk and reset signal
 5
     reg [1:0] PAM4_in;
                                        //2 bits PAM4_in input signal
 6
     wire
                Manchester_out;
7
8
     //define the unit under test UUT
9
     PAM4_to_Manchester UUT (
10
                               .Manchester_out(Manchester_out),
11
                               .PAM4_in(PAM4_in),
12
                               .clk(clk),
13
                               .reset(reset)
14
15
16
     //monitor internal probe
17
     assign NRZ_data = UUT.UDM1.NRZ_out;
18
19
     //instantiate the clk signal
20
     initial
21
        begin
22
           clk = 1'b0;
23
           forever #5 clk = ~clk;
                                        //10ns clk period
24
        end
25
26
     //instantiate the reset signal
27
     initial
28
        begin
29
                                      //togel the reset signal on
                 reset = 1'b0;
                 PAM4_{in} = 2'b00;
30
           #100 \text{ reset} = 1'b1;
31
                                     //toggle the reset signal off
32
        end
33
     //instantiate all the posibble states for PAM4_in with time intervals
34
35
     initial
        begin
36
37
           PAM4_in = 2'b00; #15;
           PAM4_in = 2'b01; #15;
PAM4_in = 2'b10; #15;
38
39
           PAM4_in = 2'b11; #15;
40
41
42
           $stop;
43
        end
44
45
     //display the results
46
     initial begin
47
       $display("PAM4_in-----Binary/NRZ_out-----Manchester_out);
       $monitor("%b
48
                              %b
                                            %b ",PAM4_in, NRZ_data,
     Manchester_out);
49
      end
```



Output table

#	PAM4	_inBinary/NRZ	_outManchester_out
#	00	x	x
#	00	0	x
#	01	1	0
#	01	1	1
#	10	1	1
#	10	0	0
#	11	1	0
#	11	1	1

PAM4 to Manchester out

- This module instantiates 2 different modules
- The final modules take PAM4 data converts the data to NRZ
- The NRZ data is converter to Manchester code as final output