

# FIR Filter Design

PROJECT 1 CE6325 VLSI DESIGN: VERILOG HDL

LAMIN JAMMEH NET-ID: DAL852207

## **Project Description:**

A Finite Impulse Response (FIR) filter was designed with pre-determined specifications. The filter order, and the Data\_in size were parameterized to allow the design to be scalable. The filter takes in a sample input, processes the sample input and passes it to an output register

## **Design Specifications**

Filter order: 5

Filter coefficients: [7, 8, 9, 12, 4]

Data\_in size: 4
Data\_out size: 16

## Data flow of the design




Figure 1: Finite Impulse Response (FIR) Filter using Multiply and Accumulate

## **Design Netlist**




Figure 2: Netlist for the FIR filter

## **Testbench Process Flow**




Figure 3: Shows the Testbench Process flow

Table 1 showing Filter out with when Data\_in = decimal (6)

Data_in		Sample[k]	Filter Coefficient (bn)		bn * Sample[k]		Acc @ filter stage
6		6	7		42	acc0	42
	Data_in	6	8	bn * Sample[k]	48	acc1	90
		6	9		54	acc2	144
		6	12		72	acc3	216
		6	4		24	Data_out/acc4	240

Table 1 shows that Data\_in will go shift through all of Sample[k] when enough time is allowed before changing the value at the input. The value in each register of Sample[k] is multiplied by the filter

coefficient (bn). The values of the multiply is accumulated or summed to form the output of the filter.

$$Mux = b_n * Sample[k]$$


$$acc = \sum_{n=0}^{\infty} Mux_n$$

## Register Transistor Logic (RTL) Simulation Result

Table 3 shows the observed values from the simulation results



## **Simulation Wave form**



```
2
            Lamin Jammeh
    Name:
 3
             CE6325 Fall_2024
    CLass:
 4
    Project: 1
 5
    Project Description: this is a Finite Impulse Response (FIR) filter design using Verilog HDL
6
    The design follows the concepts below
7
     **The filter order is selected and parameterized so the design can be scaled in the fututre
8
     **The filter cooefficents are pre-determined
9
     **Data_in samples will be provided in the testbench to determine the filter behavior
10
     **The Data_in sample is Multiplied and accumalated through the diffrent filter stages/taps
     **The Data_out word_size = word_in + coeff_size + [log2[N]] where N= # of taps in the filte
11
12
13
                                                                                    //filter
14
    module FIR_Filter_Project1 #(parameter order = 5,
    order [pre-determined]
15
                                  parameter word_size_in = 4,
                                                                                    //size of
    data_in [pre-determined]
16
                                  parameter word_size_out = 16) //word_size = word_in +
    coeff_size + [log2[N]] N=4, & coeff=word_in
17
18
                                //declare inputs and outputs
19
20
                                output
                                         [word_size_out - 1:0]
                                                                  Data_out,
21
                                         [word_size_in - 1:0]
                                input
                                                                  Data_in,
22
                                input
                                                                  clock, reset
23
                                );
24
25
              [word_size_in -1:0]
                                      Samples[order-1:0];
                                                              //temp storage for input samples
     (x(n))
26
              [word_size_out -1:0] acc;
                                                    //temp storage for output data
     reg
27
    integer k;
28
29
     //Filter Coefficients
30
     parameter b0 = 4'd7;
     parameter b1 = 4'd8;
31
32
     parameter b2 = 4'd9;
     parameter b3 = 4'd12;
33
34
    parameter b4 = 4'd4;
35
36
     //define the formula for the output
37
    assign Data_out = acc;
38
39
    always @(posedge clock)
     begin
40
41
        if (reset == 1)
42
        //when reset is high and clock is rising samples[k] = 0 regardless of k value
43
           begin
44
              for (k = 0; k < order; k = k+1)
45
              beain
46
                 samples[k] \ll 0;
47
                 acc
                          <= 0;
48
              end
49
           end
50
           else
51
           //when reset is low and clock is rising compute Samples with data_in to get Data_out
52
53
                 Samples[0] <= Data_in;
                                                        //@ k=0 Samples[0] <= Data_in
                 for (k = 1; k < order; k = k + 1)
54
                                                          // from k=1 to k=order Samples[k]
     \leq=Samples[k-1]
55
                 begin
56
                    Samples[k] <= Samples[k - 1];</pre>
                                                          //Data_in will go throught all the
     filter coefficeints
57
                             b0*Data_in
                    acc <=
58
                         + b1*Samples[0]
59
                         + b2*Samples[1]
60
                         + b3*Samples[2]
                         + b4*Samples[3];
61
62
                 end
63
              end
```

FIR\_Filter\_Project1.v

Project: FIR\_Filter\_Project1

64 65 end endmodule

```
Lamin Jammeh
    Name:
3
    CLass: CE6325 Fall_2024
4
    Project: 1
5
    Project Description: Teestbench for Project1
6
    **creeate a clock signal
7
    **Initialize all the input signals
8
    **apply some Sample Data_in as [6325] in 10 time unit intervals
9
    **apply reset to test the reset signal
    **apply anothe set of sample Data_in as [2024] in 10 time unit intervals
10
    **monitor the signals and end the test
11
12
13
      -----*/
14
15
    module FIR_Filter_Project1_tb;
16
17
    parameter order = 4;
18
    parameter word_size_in = 4;
    parameter word_size_out = 2 * word_size_in + 1;
19
20
21
    //declare ports for the design
22
    wire
            [word_size_out -1:0]
                                    Data_out;
23
    req
            [word_size_in -1:0]
                                     Data_in;
24
                                    clock, reset;
25
26
    //declare the unit under test UUT
27
    FIR_Filter_Project1 #(order, word_size_in, word_size_out) UUT(.Data_out(Data_out),
28
                                                                  .Data_in(Data_in),
29
                                                                  .clock(clock),
30
                                                                  .reset(reset)
31
32
33
    // Instantiate the clock signal
34
    initial
35
       begin
36
          clock = 0;
          forever #5 clock = ~clock;
37
38
       end
39
40
    //Instantiate the diiferent test scenarios to validate the design
41
    //*****Scenario 1 initialize all input signals
42
    initial
43
       begin
44
          reset = 1;
45
          Data_in =0;
46
47
                reset = 0; //wait for 10 timing units for the inital signals to go through
48
    //Scenario 2 apply some Data_in samples and observe the outputs use [6 3 2 5] @ 100 time
49
    unit intervals
50
          #100 Data_in = 4'd6;
                                        //make sure time is long enough for Data_in to mkae it
    to the last filter COefficient
51
          #100 Data_in = 4'd3;
52
          #100 Data_in = 4'd2;
53
          #100 Data_in = 4'd5;
54
55
    //Scenario 3 test the reset signal to validate the behavior
                                  //Sample registers should be cleared
56
          #10
                reset = 1;
57
          #10
                                  //Sample register will accept Data_in
                reset = 0;
58
    //Scenario 4 apple more samples to make sure the design works after reset
#100 Data_in = 4'd2;
59
60
61
          #100 Data_in = 4'd0;
62
          #100 Data_in = 4'd2;
63
          #100 Data_in = 4'd4;
64
65
    //stop the test
66
          #100 $stop;
67
       end
```

78