

```
1
    Name Lamin Jammeh
 3
    CLass: EE417 Summer 2024
    Lesson 04 HW Question 4 Part 2
 5
    Group: Ron Kalin/ Lamin Jammeh
    Project Description: This portion takes use the output of the code2421_downCounter
7
    and inverts it to form an up counter. this is possible because of the complementary
8
     characteristics of 2421 code
9
10
     //define the input as the output of the downCounter and the assign and output
11
12
     // note the system is already initialize from the code2421_downCounter block
     //define the output as wire since the upcount block is intermediate to enable assignment
13
14
    module code2421_upCounter (output wire [3:0] upcount,
15
                                input clk,
16
                                input reset,
17
                                input enable
18
                                );
19
20
    wire [3:0]
                    count:
21
22
     //call the file for the code2421_downCounter
23
     code2421_downCounter UDM_downCount(
24
                                        .count(count),
25
                                        .clk(clk),
26
                                        .reset(reset),
27
                                        .enable(enable)
28
29
30
     //assign a function to the output of the upcounter
31
     assign upcount = ~count;
32
33
     endmodule
```

```
Date: June 09, 2024
                                        code2421_upCounter_TB.v
   1
       Test Bench for code2421_upCounter
   2
       CLass: EE417 Summer 2024
   3
       Lesson 04 HW Question 3 part 2
   5
       Group: Ron Kalin/ Lamin Jammeh
                 .____*/
   6
   7
       //Step1 define the test bench
   8
       module code2421_upCounter_TB ();
   9
  10
       //step2 define define the inputs and outputs of the testbench
  11
                   clk, reset, enable;
  12
               [3:0] count;
       wire
              [3:0] upcount;
  13
       wire
  14
  15
  16
  17
        //step3 Instantiate the code2421_upCounter module
  18
        code2421_upCounter UUT (
  19
                                .upcount(upcount),
  20
                                .clk(clk),
  21
                                .reset(reset)
  22
                                .enable(enable)
  23
                                );
  24
  25
       //assign internal probe to count
  26
       assign count = UUT.count;
  27
       //step4 Initialize clock
  28
  29
       initial
  30
          begin
  31
               c1k = 0;
                forever #5 clk = ~clk; // 10ns period
  32
  33
  34
       // Initialize signals
initial
  35
  36
  37
          begin
  38
               c1k = 0;
  39
               reset = 0;
               enable = 1; // Enable the counter
  40
  41
  42
               // Apply reset
  43
               #10 reset = 1;
  44
               #10 reset = 0;
  45
  46
               // Simulate some clock cycles
  47
               #50;
  48
  49
                // Display both upcount and count values
  50
                $display("upcount = %b, count = %b", upcount, count);
  51
           end
  52
```

endmodule

53 54





```
Transcript

Loading work.code2421_upCounter(fast)

Loading work.code2421_downCounter(fast)

# add wave *

# view structure

# wise structure.interior.cs.body.struct

# view signals

# .main_pane.objects.interior.cs.body.tree

# un -all

# upcount = 0100, count = 1011

write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/lmnjm/OneDrive/Documents/Summer 2024/EE417 Programmable Logic Devices/Lecture 04/Quartus + Questa codes/HW4/Q3/Up_Counter/simulation/questa,
wave.do}
```

## The simulation summary shows the following

- The code2421\_upCounter takes count as an input
  - o Count is the output of the code2421\_downCounter
- The input count in this case is count upward using the complementary property of code 2421
- Therefor the upcount = ~count