

General Types of Memories in Hardware Design

ROM Read Only Memory




Asynchronous ROM design – no clock




Synchronous ROM design – clocked

Any ROM design has an input address to determine the location of the memory register to be accessed. ROMs do not have data to be written into the memory, as they are *Read ONLY*. All ROMs have an output data port.

RAM Read And Write Memory




Asynchronous RAM design



Synchronous RAM design

The RAM may have one clock for the read and one clock for the write, or just a single clock for both. Some RAMs can read and write at the same time, and will have different read and write address lines.

FIFO First In First Out



Synchronous FIFO design


Notice that the FIFO does not have address input ports. The FIFO internal pointers decide where to write the incoming data, and what data to read based on a First_in First_out sequence. If the stack of FIFO memory is full, and a wr_enable request is placed at the input, the incoming data will be ignored because the stack is full. Only after some data are read and the full flag is low, more data can be written in the stack of memory. Also, if all the data has been read, the empty flag will be raised. The full and empty flags are internally managed based on the read and write pointers and the difference between them.

ROM Design Examples:

1. Look-up table for data conversion: Compare the conversion code using the case structure versus the ROM

```
module Binary_7segment (BCD, SevenSegment);
                                               module Binary_7segment_converter (BCD, SevenSegment);
           [3:0] BCD:
input
                                                 input
                                                            [3:0] BCD;
output req [6:0] SevenSegment;
                                                 output
                                                            [6:0] SevenSegment;
                                                 // Instantiation of the ROM look-up-table
parameter BLANK = 7'b111_1111;
                                // 127
                                                 Binary_7segment_ROM lookUpTable (.ROM_address (BCD),
parameter ZERO = 7'b100_0000; // 64
                                                                                     .ROM_data
                                                                                                 (SevenSegment));
parameter ONE
                = 7'b111_1001; // 121
parameter TWO = 7'b010_0100;
                                    36
                                                 endmodule.
parameter THREE = 7'b011_0000; // 48
parameter FOUR = 7'b001_1001: //
                                    25
                                                 module Binary_7segment_ROM (ROM_address, ROM_data);
parameter FIVE = 7'b001_0010; //
                                    18
parameter SIX = 7'b000_0001; // 1
                                                              [3:0] ROM_address:
                                                   input
parameter SEVEN = 7'b111_1000; // 120
                                                   output
                                                              [6:0]
                                                                    ROM_data;
parameter EIGHT = 7'b000_0000; //
parameter NINE = 7'b001_1000; // 24
                                                   rea [6:0] ROM [15:0]:
                                                                              // width is 7 bits and depth is 16 words
                                                   parameter BLANK = 7'b111_1111; // 127
always @ *
                                                   parameter ZERO = 7'b100_0000; // 64
case (BCD)
                                                   parameter ONE = 7'b111_1001;
                                                                                 // 121
  4'b0000 : SevenSegment = ZERO;
                                                                  = 7'b010_0100; //
                                                   parameter TWO
  4'b0001 : SevenSegment = ONE;
                                                   parameter THREE = 7'b011_0000; //
  4'b0010 : SevenSegment = TWO;
                                                   parameter FOUR = 7'b001_1001; //
  4'b0011 : SevenSegment = THREE;
                                                   parameter FIVE = 7'b001_0010; //
  4'b0100 : SevenSegment = FOUR;
                                                   parameter SIX = 7'b000_0001; // 1
  4'b0101 : SevenSegment = FIVE;
                                                   parameter SEVEN = 7'b111_1000; // 120
  4'b0110 : SevenSegment = SIX;
                                                   parameter EIGHT = 7'b000_0000; //
  4'b0111 : SevenSegment = SEVEN;
                                                   parameter NINE = 7'b001_1000; // 24
   4'b1000 : SevenSegment = EIGHT;
                                                   initial
   4'b1001 : SevenSegment = NINE;
                                                   beain
   default : SevenSegment = BLANK;
                                                      ROM [0] = ZERO;
   endcase
                                                      ROM [1] = ONE;
                                                      ROM [2]
                                                              = TWO:
endmodule
                                                      ROM [3]
                                                             = THREE;
                                                      ROM [4]
                                                             = FOUR:
                                                      ROM [5]
                                                              = FIVE:
                                                      ROM [6] = SIX;
                                                              = SEVEN:
                                                      ROM
                                                      ROM [8]
                                                             = EIGHT;
                                                      ROM [9] = NINE;
                                                      ROM [10] = BLANK;
                                                      ROM [11] = BLANK;
                                                      ROM [12] = BLANK;
                                                      ROM [13] = BLANK;
                                                      ROM [14] = BLANK;
                                                      ROM [15] = BLANK;
                                                   end
                                                   endmodule
```


2. Look-up table to find the next_state and output value for a FSM:



Example designs for two RAM modules:

```
module RAM_ONE_clk (
                            // one clk for read and write
  input
               clk,
  input [5:0] address,
                          // one address for read and write
                                                             (\log 2(\text{memory depth}) \log 2(64) = 6
  input
               mem_read,
                           // read enable
  input
               mem_write,
                          // write enable
  input [15:0] data_in,
  output [15:0] data_out
  );
 reg [15:0] memory [63:0]; // The memory has a depth of 64 words (addresses from 0 to 63)
 always @(posedge clk)
      if(mem_write) memory[address] <= data_in; // synchronized write</pre>
 assign data_out = (mem_read == 1'b1) ? memory[address] : 16'd0; // combinational logic for data_out
 endmodule.
 module RAM_clear (
                   input
  input
             [ 5:0] address.
  input
                                     // clear memory option
  input
                    clear.
             [15:0] data_in.
  input
  output reg [15:0] data_out
                                    // registered output
  );
        [15:0] memory [63:0]; // The memory has a depth of 64 words (addresses from 0 to 63)
 req
 integer
 always @(posedge clk)
         if (clear)
              for (k = 0 ; k < 64 ; k = k+1)
                  memory[k] \ll 16'd0;
    else if (read_or_write)
                  memory[address] <= data_in; // priority to write
    else if (~read_or_write)
                  data_out
                                 <= memory[address];
 endmodule
```


FIFO Explanation:



A FIFO with a memory stack of just 4 memory locations (words). The width of each word is 16 bits [15:0]. As we have 4 memory locations (FIFO depth is 4), we need 2 bits to address the memory locations, each by a unique address.

Before writing anything to the FIFO, both the read and write pointers will be pointing at address 00.

The pointer difference will be 0 indicating that the FIFO is empty. No reading will be allowed as there is no saved data.





When a wr_enable is activated, the value on the Data_in will be passed to the FIFO and written in the memory location pointed at by the write pointer. Then, the write pointer will be incremented by 1 (00+1=01 in binary), and the pointer difference will be incremented by 1 (000+1 = 001 in binary). The empty flag will be now 0. The FIFO is not empty anymore. It stores a value that was not read yet.

The pointers and memory locations will be updated by the assigned values at the positive clock edge.


If the wr_enable is active again, the value on the Data_in will be passed to the FIFO and written in the memory location pointed at by the write pointer. Then, the write pointer will be incremented by 1 (01+1=10 in binary), and the pointer difference will be incremented by 1 (001+1 = 010 in binary). The FIFO is not empty and it stores two values that were not read yet.

The pointers and memory locations are updated by the assigned values at the positive clock edge.





If the read enable is activated, then the data content saved in the memory location pointed at by the read pointer will be sent to the output data port. Then Read pointer will be incremented by 1 (00+1=01 in binary). The pointer difference will be decremented by 1 (10 – 1=01 in binary) This indicates that there is eaxatly one data saved in the FIFO that was written and not read yet. (That is the 16'h539E saved in the memory location 01). Now what about the 16'hFF01 value saved in memory location 00? This value has been already read by now, it is OK to overwrite it! We will not delete it, but we can overwrite in when the memory space is needed for new incoming values.



When a wr_enable is activated, the value on the Data_in will be passed to the FIFO and written in the memory location pointed at by the write pointer. Then, the write pointer will be incremented by 1 (10+1=11 in binary), and the pointer difference will be incremented by 1 (001+1 = 010 in binary). The FIFO is not empty, it stores 2 values that were not read yet.

The pointers and memory locations will be updated by the assigned values at the positive clock edge.

Data_in = 16'hABCD FIFO [3]=16'hABCD

FIFO [2]=16'h1100

Read pointer


FIFO [1] = 16'h539E

O1

Pointer difference = 3

If the wr_enable is active again, the value on the Data_in will be passed to the FIFO and written in the memory location pointed at by the write pointer. Then, the write pointer will be incremented by 1 (11+1=00 in binary, as the overflow bit does not exist 100 with the size of the address not large enough), and the pointer difference will be incremented by 1 (010+1 = 011 in binary). The FIFO is not empty and it stores 3 values that were not read yet. This number is saved by the pointer difference.

The pointers and memory locations are updated by the assigned values at the positive clock edge.




If the wr_enable is active again, the value on the Data_in will be passed to the FIFO and written in the memory location pointed at by the write pointer. Then, the write pointer will be incremented by 1 (01+1=10 in binary), and the pointer difference will be incremented by 1 (011+1 = 100 in binary). The FIFO has now 4 values that were not read yet. 4 is the depth of the FIFO memory. This means that the FIFO is full. No more data can be written. One or more words need to be read before anymore data is accepted. The pointer difference register will be always wider by 1 bit compared to the read and write pointer registers.

If the read enable is activated, then the data content saved in the memory location pointed at by the read pointer will be sent to the output data port. Then the Read pointer will be incremented by 1 (01+1=10 in binary). The pointer difference will be decremented by 1 (100 – 1= 011 in binary) This indicates that there is exactly 3 data saved in the FIFO that was written and not read yet. Now the 16'h539E value saved in memory location 0 has been already, and it is fine to overwrite it! We will not delete it, but we can overwrite in when the memory space is needed for new incoming values. Now the FIFO is not completely full. Data can be accepted to be written

... If the rd_enable is active again over 3 more clock cycles, every time the data is read, the read pointer increments by 1 and the pointer difference decreases by 1. When the read pointer reaches the value on the write pointer (01) in this case, the pointer difference would have reached 0 indicating that there is no unread data in the FIFO anymore. The FIFO is empty.

```
module FIFO (
                Data_out,
                                         // Data path from FIFO
                                         // Flag asserted high for empty stack
                empty,
                full,
                                         // Flag asserted high for full stack
                Data_in,
                                         // Data path into FIFO
                                        // Input controlling a write to FIFO memory stack
                wr_enable.
                                        // Input controlling a read to stack
                rd_enable.
                clk,
                                         // clock
                                         // reset
                rst
                    );
            FIFO_width = 16;
                                     // width of stack and data paths
 parameter
            FIFO_height = 4;
                                     // height of stack (# of words)
 parameter
 parameter
            ptr_width = 2;
                                     // width of read and write pointers to address the FIFO words
               [FIFO_width -1 : 0]
 output reg
                                     Data_out:
output
                                     empty, full;
input
               [FIFO_width -1 : 0]
                                     Data_in;
 input
                                     clk, rst;
input
                                     wr_enable, rd_enable;
// Pointers for reading and writing
req [ptr_width -1 : 0] read_ptr, write_ptr;
reg [ptr_width
                : 0] ptr_diff;
// Memory FIFO registers
reg [FIFO_width -1:0] FIFO_Mem [FIFO_height -1:0]; // memory array
// empty and full flags
          empty = (ptr_diff == 0)
                                            ? 1'b1 : 1'b0;
assign
assign
          full = (ptr_diff == FIFO_height) ? 1'b1 : 1'b0;
always @ (posedge clk or posedge rst)
   begin
       if (rst) begin
                 Data out
                            <= 0:
                 read_ptr
                            <= 0:
                 write_ptr <= 0;</pre>
                 ptr_diff
                            <= 0;
                 end
           else if ( (rd_enable) && (!empty) ) // read request and FIFO not empty
                        begin
                          Data_out <= FIFO_Mem [read_ptr];</pre>
                          read_ptr <= read_ptr + 1;
                          ptr_diff <= ptr_diff - 1;
                           end
          else if ( (wr_enable) && (!full) ) // write request and FIFO not full
                        begin
                          FIFO_Mem [write_ptr] <= Data_in;</pre>
                                                 <= write_ptr + 1;
                          write ptr
                          ptr diff
                                                 <= ptr diff + 1:
                           end
   end
```

```
module FIFO_tb ();
                                       // width of stack and data paths
              FIFO_width = 16;
  parameter
                                       // height of stack (# of words)
              FIFO_height = 4;
  parameter
                                       // width of pointer to address stack
  parameter
              ptr_width = 2;
  wire
           [FIFO_width -1 : 0]
                                Data_out;
                                empty, full;
  wire
  reg
           [FIFO_width -1 : 0]
                                Data_in;
                                clk, rst;
  reg
                                wr_enable, rd_enable;
  reg
  wire
           [FIFO_width-1: 0]
                                fifo_0, fifo_1, fifo_2, fifo_3;
  FIFO UUT (Data_out, empty, full, Data_in, wr_enable, rd_enable, clk, rst);
   assign
           fifo_0 = UUT.FIFO_Mem [0];
          fifo_1 = UUT.FIFO_Mem [1];
   assign
  assign
          fifo_2 = UUT.FIFO_Mem [2];
           fifo_3 = UUT.FIFO_Mem [3];
  assign
  initial
  begin
  c1k = 0;
  rst = 1:
  rd_{enable} = 0;
  wr_enable = 0;
  Data_in = 16'h11111;
  #350 $stop;
  end
  initial
  begin forever
  #5 clk = \simclk;
                   end
  initial
  fork
  #40
                   = 1'b0;
        rst
  #50
        Data_in = 16'hFF01;
        rd_{enable} = 1'b1;
  #60
        rd_{enable} = 1'b0;
  #80
  #100 wr_enable = 1'b1;
  #110 Data_in = 16'h539E;
  #120 wr_enable = 1'b0;
  #130 rd_enable = 1'b1;
  #140 rd_enable = 1'b0;
  #150 Data_in = 16'h1100;
  #160 wr_enable = 1'b1;
  #170 Data_in = 16'hABCD;
  #180 Data_in = 16'h2222;
  #200 Data_in = 16'h5050;
  #240 wr_enable = 1'b0;
  #260 rd_enable = 1'b1;
  join
```



If the FIFO is empty, a read enable signal will not result in accessing any memory value. When empty, the Data_out will keep its value.