


## UART Receiver:




The UART receiver receives the serial bit stream of data, removes the start-bit, and transfers the data in a parallel format to a storage register. The Tx clock is not available to the receiver, so, although the data arrives at a standard bit rate, the data is not necessarily synchronized with the internal clock of the receiver host. The synchronization issue is resolved by generating a local sample clock at a higher frequency and using it to sample the received data in a manner that preserves the integrity of the data. The cycles of the sample clock will be counted to ensure that the data are sampled in the middle of a bit-time.

The sampling algorithm must: (1) Verify that the start bit has been received. (2) Generate samples from 8 bits of data. (3) Load the sampled data onto the local bus.

The arrival of a start bit will be determined by the detection of successive samples of value 0 after the serial input data goes low. Then three additional samples will be taken to confirm that a valid start-bit has arrived. Thereafter, 8 successive bits will be sampled at approximately the center of their bit times. Under worst case conditions of misalignment, the sample is taken a full cycle of Sample-clock ahead of the actual center of the bit time, which is a tolerable skew. The DataPath holds the sample counter which implement this scheme, and its status is reported to the control unit.

## Explaining the block diagram of the UART receiver:



**Read\_not\_ready\_out**:

**clr\_Samples\_counter**:

**inc\_Sample\_counter**:

**clr\_Bit\_counter**:

**Inc\_Bit\_counte**:

**shift**

**load**:

**Error1**:

**Error2**:

signals that the receiver has received 8 bits

clears Sample\_counter

increments Sample\_counter

clears Bit\_counter

increments Bit\_counter


causes RCV\_shftreg to shift towards the LSB

causes RCV\_shftreg to transfer data to RCV\_datareg

asserts if host is not ready to receive data after last bit has been sampled

asserts if the stop-bit is missing

Block diagram of *UART\_Receiver*, including the interface signals between the control unit and the datapath unit:



```

module UART_RCVR #(parameter word_size = 8,
                     half_word = word_size/2
                     )
  (output [word_size-1: 0] RCV_datareg,
   output               read_not_ready_out,
   Error1, Error2,
   Serial_in,
   read_not_ready_in,
   Sample_clk,
   rst_b
  );


control_Unit M0 ( read_not_ready_out,
                  Error1,
                  Error2,
                  clr_sample_counter,
                  inc_sample_counter,
                  clr_bit_counter,
                  inc_bit_counter,
                  shift,
                  load,
                  read_not_ready_in,
                  ser_in_0,
                  sc_eq_3,
                  sc_lt_7,
                  BC_eq_8,
                  sample_clk,
                  rst_b
                 );
// output from the controller to the host
// output to host (host is not ready to receive data)
// output to host (stop_bit is missing)
// output to DataPath (clear sample count)
// output to DataPath (increment sample count)
// output to DataPath (clear bit counter)
// output to DataPath (increment bit counter)
// output to DataPath
// output to DataPath
// input from the host
// input from the DataPath (flagging zero input data)
// input from the DataPath (flagging center bit)
// input from the DataPath (sample counter less than 7)
// input from the DataPath (bit counter reached 8)
// input high rate sample clock
// input reset

DataPath_Unit M1 ( RCV_datareg,
                   ser_in_0,
                   sc_eq_3,
                   sc_lt_7,
                   BC_eq_8,
                   serial_in,
                   clr_sample_counter,
                   inc_sample_counter,
                   clr_bit_counter,
                   inc_bit_counter,
                   shift,
                   load,
                   sample_clk,
                   rst_b
                  );
// output parallel data word to the host
// output flag to the controller
// input serial bit from transmission link
// input from controller
// overall input sample clock
// overall input reset

endmodule

```


## **ASMD chart for *UART\_receiver*:**



*Note:* *Ser\_in\_0* asserts if *Serial\_in* is 0  
*SC\_eq\_3* asserts if *Sample\_counter* = 3  
*SC\_lt\_7* asserts while *Sample\_counter* < 7  
*BC\_eq\_8* asserts if *Bit\_counter* = 8

The machine has 3 states: idle, starting, and receiving. Transitions between states are synchronized by Sample\_clk. Assertion of an active-low reset puts the machine in the idle state. It remains there until the Ser\_in\_0 is low and then makes a transition to starting.

In starting, the machine samples Serial\_in repeatedly to determine whether the first bit is a valid start-bit (it must be 0). Depending on the sampled values, inc\_Sample\_counter and clr\_Sample\_counter may be asserted to increment or clear the counter at the next active edge of Sample\_clock. If the 3 next samples of Serial\_in are 0, the machine treats the bit as a valid start-bit and goes to the state receiving. Sample\_counter is cleared on the transition to receiving. In this state 8 successive samples are taken (One for each bit of the byte, at each active edge of Sample\_clk), with inc\_Sample\_counter asserted. Then Bit\_counter is incremented. If the sampled bit is not the last (parity) bit, inc\_Bit\_counter and shift are asserted. The assertion of shift will cause the sample value to be loaded into the MSB of RCV\_shftreg, the receiver shift register, and will shift the 7 leftmost bits of the register toward the LSB. After the last bit has been sampled, the machine will assert read\_not\_ready\_out, a handshake output signal to the processor and clear the bit counter. At this time, the machine also checks the integrity of the data and the status of the host processor. If the read\_not\_ready\_in is asserted, the host processor is not ready to receive the data (Error1). If a stop-bit is not the next bit (detected by Ser\_in\_0 = 1), there is an erroring the format of the received data (Error2). Otherwise, load is asserted to cause the contents of the shift register to be transferred as a parallel word to RCV\_datareg, a data register in the host machine, with a direct connection to data\_bus.



Note: Ser\_in\_0 asserts if Serial\_in is 0  
 SC\_eq\_3 asserts if Sample\_counter = 3  
 SC\_lt\_7 asserts while Sample\_counter < 7  
 BC\_eq\_8 asserts if Bit\_counter = 8


```

module Control_unit #(parameter
  word_size = 8,
  half_word_size = word_size/2,
  Num_state_bits = 2,
  idle      = 2'b00,
  starting   = 2'b01,
  receiving  = 2'b10 )
  ( output reg
    read_not_ready_out,
    Error1, Error2,
    clr_Sample_counter,
    inc_Sample_counter,
    clr_Bit_counter,
    inc_Bit_counter,
    shift,
    load,
    read_not_ready_in,
    Ser_in_0,
    sc_eq_3,
    sc_lt_7,
    BC_eq_8,
    Sample_clk,
    rst_b
  );
  input
    RCV_shftreg,
    RCV_datereg,
    Sample_counter,
    Bit_counter,
    RCV_shftreg[word_size-1:0],
    RCV_datereg[Num_state_bits-1:0];
  reg [word_size-1:0] RCV_shftreg;
  reg [Num_state_bits-1:0] state, next_state;

  always @ (posedge sample_clk)
    if (~rst_b) state <= idle;
    else state <= next_state;

  always @ (state, ser_in_0, sc_eq_3, sc_lt_7, read_not_ready_in)
  begin
    // default values
    read_not_ready_out = 0;
    Error1            = 0;
    Error2            = 0;
    clr_Sample_counter = 0;
    inc_Sample_counter = 0;
    clr_Bit_counter   = 0;
    inc_Bit_counter   = 0;
    shift              = 0;
    load               = 0;
    next_state         = idle;
  end

```



```

case (state)
  idle      : if (ser_in_0)      next_state = starting;
                else           next_state = idle;
  starting   : if (ser_in_0 == 1'b0)
                // not enough samples of zero for start-bit
                begin
                  next_state = idle;
                  clr_sample_counter = 1;
                end
                else if (sc_eq_3 == 1'b1)
                // enough samples confirming a 0 start bit
                begin
                  next_state = receiving;
                  clr_sample_counter = 1;
                end
                else
                // still checking the validity of start-bit
                begin
                  inc_sample_counter = 1;
                  next_state = starting;
                end
  receiving  : if (sc_lt_7 == 1'b1)
                begin
                  inc_sample_counter = 1;
                  next_state = receiving;
                end
                else
                begin
                  clr_sample_counter = 1;
                  if (!bc_eq_8)
                    begin
                      shift = 1;
                      inc_bit_counter = 1;
                      next_state = receiving;
                    end
                  else begin
                    next_state = idle;
                    read_not_ready_out = 1;
                    clr_bit_counter = 1;
                    if (read_not_ready_in) Error1 = 1;
                    else if (ser_in_0) Error2 = 1;
                    else
                      load = 1;
                  end
                end
  default     : next_state = idle;
endcase
end

```


```

module DataPath_Unit #( parameter word_size = 8,
                     half_word = word_size /2,
                     Num_counter_bits = 4 )
  ( output reg [word_size -1 : 0] RCV_datareg,
    output
    input
      Serial_in,
      clr_Sample_counter,
      inc_Sample_counter,
      clr_Bit_counter,
      inc_Bit_counter,
      shift,
      load,
      Sample_clk,
      rst_b
    );
  reg [word_size-1: 0] RCV_shftreg;
  reg [Num_counter_bits-1: 0] Sample_counter; // 0-7 count
  reg [Num_counter_bits : 0] Bit_counter; // 0-8 count

  assign Ser_in_0 = (Serial_in == 1'b0);
  assign BC_eq_8 = (Bit_counter == word_size);
  assign SC_lt_7 = (Sample_counter < word_size-1);
  assign SC_eq_3 = (Sample_counter == half_word-1);

  always @ (posedge Sample_clk)
  if (!rst_b)
    begin
      Sample_counter <= 0;
      Bit_counter <= 0;
      RCV_datareg <= 0;
      RCV_shftreg <= 0;
    end
  else begin
    if (clr_sample_counter)
      Sample_counter <= 0;
    else if (inc_sample_counter)
      Sample_counter <= (Sample_counter + 1);
    if (clr_Bit_counter)
      Bit_counter <= 0;
    else if (inc_Bit_counter)
      Bit_counter <= (Bit_counter + 1);
    if (shift)
      RCV_shftreg <= {Serial_in, RCV_shftreg [word_size-1: 1]};
    if (load)
      RCV_datareg <= RCV_shftreg;
  end
endmodule

```



```

module UART_RCVR_tb ();

parameter word_size = 8, half_word = word_size/2;
parameter Num_counter_bits = 4;
parameter Num_state_bits = 2;

wire [word_size-1: 0] RCV_datareg;
wire read_not_ready_out;
wire Error1, Error2;



reg Serial_in;
reg read_not_ready_in;
reg Sample_clk;
reg rst_b;

UART_RCVR UUT (RCV_datareg,
                 read_not_ready_out,
                 Error1, Error2,
                 Serial_in,
                 read_not_ready_in,
                 Sample_clk,
                 rst_b
               );


// internal probes:
wire SC_eq_3;
wire SC_lt_7;
wire BC_eq_8;
wire [Num_state_bits-1 : 0] state;
wire clr_Sample_counter;
wire inc_Sample_counter;
wire clr_Bit_counter;
wire inc_Bit_counter;
wire shift, load;
wire [Num_counter_bits-1 : 0] Sample_counter;
wire [Num_counter_bits : 0] Bit_counter;
wire [word_size-1 : 0] RCV_shftreg;

assign SC_eq_3 = UUT.SC_eq_3;
assign SC_lt_7 = UUT.SC_lt_7;
assign BC_eq_8 = UUT.BC_eq_8;
assign state = UUT.M0.state;
assign clr_Sample_counter = UUT.clr_Sample_counter;
assign inc_Sample_counter = UUT.inc_Sample_counter;
assign clr_Bit_counter = UUT.clr_Bit_counter;
assign inc_Bit_counter = UUT.inc_Bit_counter;
assign shift = UUT.shift;
assign load = UUT.load;
assign Sample_counter = UUT.M1.Sample_counter;
assign Bit_counter = UUT.M1.Bit_counter;
assign RCV_shftreg = UUT.M1.RCV_shftreg;

```




Source State	Destination State	Condition
1 idle	idle	$(!Ser\_in\_0) + (Ser\_in\_0).(!rst\_b)$
2 idle	starting	$(Ser\_in\_0).(rst\_b)$
3 receiving	idle	$(!BC\_eq\_8).(!rst\_b) + (BC\_eq\_8).(!SC\_lt\_7) + (BC\_eq\_8).(SC\_lt\_7).(!rst\_b)$
4 receiving	receiving	$(!BC\_eq\_8).(rst\_b) + (BC\_eq\_8).(SC\_lt\_7).(rst\_b)$
5 starting	idle	$(!Ser\_in\_0) + (Ser\_in\_0).(!rst\_b)$
6 starting	receiving	$(SC\_eq\_3).(Ser\_in\_0).(rst\_b)$
7 starting	starting	$(inc\_Sample\_counter).(rst\_b)$




After 8 Sample\_clk cycles, the Serial\_in is sampled for the first data bit ( a 1 in this example), and the bit value is pushed into the RCV\_shftreg (1000\_0000), and the Bit counter marks the receipt of the first bit.


**Simulation figure 1:** The detection of the first start bit after an active reset. After confirming the start bit using 3 consecutive samples, the Sample-clk count starts. After 8 Sample\_clk cycles are counted, the Serial\_in value is sampled and pushed into the shift register. The first bit is a 1 in this example and the RCV\_shftreg was all zeros. When the sampled value is shifted into the register, 8'h 80 shows in the updated register value.




**Simulation figure 2:** Here a full byte has been received, the host was ready to receive the data, and it was successfully loaded to the data register. We also see that the FSM of the controller will not load the data to the data register until it guarantees that the correct stop-bit has been received.




**Simulation figure 3:** This is showing the case of having the host not ready to receive the data, and in this case the FSM of the controller raises the error1 flag.



**Simulation figure 4:** This is here again a perfect scenario receiving a data of 8F. Notice how the input serial bits are shifted within the shift register without resetting it. These intermediate values are completely replaced by the new incoming byte. Only the final value is loaded to the output. The start-bit can follow the stop-bit of the previous packet, and the FSM will be ready to handle the new packet. The `read_not_ready_in` has only an effect when the byte is fully received. Its status does not make a difference during the receiving operation.



**Simulation figure 5:** This is here again a perfect scenario receiving a data of 00 after 8F. Notice how the input serial bits are shifted within the shift register without resetting it. These intermediate values are completely replaced by the new incoming byte. Only the final value is loaded to the output. The start-bit can follow the stop-bit of the previous packet, and the FSM will be ready to handle the new packet.



**Simulation figure 6:** Here error2 is raised. A byte of 0F was sent, but the stop bit was not a 1.