Project: add_three_numbers


31

32


assign sum = reg_sum;

endmodule


```
/*-----
1
 2
    Name Lamin Jammeh
    CLass: EE417 Summer 2024
 3
    Lesson 12 HW Question 1
    Group: Ron Kalin/ Lamin Jammeh
6
    Project Description: Simple Timing analysis using an Synopsus Design Constraint ((SDC) file
7
    the circuit is run by a single clock name clock which has timing cntraints change from 1ns
    to 4ns
 8
    ----*/
 9
10
    module add_three_numbers (clock, A, B, C, sum);
11
12
    //define the inputs and outputs
    input clock; input [7:0] A, B, C;
13
14
15
    output [9:0] sum;
16
17
    //define the internal registers
18
    reg [7:0] reg_A, reg_B, reg_C; //synthesis keep
                    reg_sum; //synthesis keep
19
            [9:0]
    reg
20
21
    //combination logics
22
    always @(posedge clock)
23
       begin
24
         reg_A \ll A;
25
         reg_B <= B;
26
         reg_C <= C;
27
         reg_sum <= reg_A + reg_B + reg_C;</pre>
28
       end
29
30
    //assign the reg_sum to the output
```




Timing Analysis at 1ns clock period



Summary of Paths and Waveform @clock period of 1ns



Timing Analysis at 4.00ns clock period



Summary of Paths and Waveform @clock period of 4.000ns

