

```
1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 11 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: This is a RAM module where write takes priority when a read_or_write
7  signal is high
8  -----*/
9  module RAM #(parameter memory_height = 8,
10               parameter data_width = 4)
11      (
12          input                clock,           //one clock for read
13          and write            input            reset,           //clears memory
14                               input            [memory_height-1:0] address,       //address line
15                               input            read_or_write,  //enables read or write
16                               input            [data_width-1:0] data_in,         //input data port
17                               output reg       [data_width-1:0] data_out        //output data port
18      );
19
20      //internal register
21      reg [data_width-1:0] memory [memory_height-1:0];           // temp register to
22      store memory data
23      integer k;
24
25      //Transition logic
26      always @(posedge clock)
27          if (reset)
28              for (k = 0; k < memory_height; k = k+1)
29                  memory[k] <= 4'b0000; //all address lines in memory are cleared @
30          else if (read_or_write)
31              memory[address] <= data_in; //priority to write if we recieve both read and
32          write signal at the same time
33          else if (~read_or_write)
34              data_out <= memory[address]; // when read_or_write is low data_out=requested
35          address line
36      endmodule
```