
40

endmodule

```
/*-----
 1
    Name Lamin Jammeh
 3
    CLass: EE417 Summer 2024
    Lesson 04 HW Question 4 Part 3
 5
    Group: Ron Kalin/ Lamin Jammeh
 6
     Project Description: This portion takes uses a 2-to-1 MUX to select between up and down
7
     counter. when the sel bit is high the upcounter output is transferred to the next stage
8
     else the downcounter output is transferred to the next state
9
10
     //Step1: define the module and (port list)
11
       module selectorBlock_A (output wire y,
12
                                input sel,
13
                                input clk,
14
                                input reset.
15
                                input enable);
16
       wire [3:0] count;
wire [3:0] upcount;
17
18
19
20
        //step 2 call the file for the code2421_downCounter
21
        code2421_downCounter UDM_downCount(
22
                                         .count(count),
23
                                         .clk(clk),
24
                                        .reset(reset),
25
                                         .enable(enable)
26
                                        );
27
        //call the file for the code2421_upCounter
28
29
        code2421_upCounter UDM_upCount(
30
                                         .upcount(upcount),
31
                                         .clk(clk),
32
                                         .reset(reset),
33
                                         .enable(enable)
34
        //Instantiate the wire and logic gates
35
        //note when sel is high we count up and when low we count down
36
       //equation for output of mux Y = (In_1 & sel) | (In_2 & \simsel) assign y = (upcount & sel) | (count & \simsel);
37
38
39
```

Date: June 09, 2024



62

```
2
     module selectorBlock_A_TB();
 3
 4
         // Inputs
 5
         reg sel;
 6
7
         reg clk;
         reg reset;
8
         reg enable;
9
10
         //declare internal probes as wire
         wire [3:0] count;
11
12
         wire [3:0] upcount;
13
         // Outputs
14
15
         wire y;
16
17
         // Instantiate the selectorBlock_A module
18
         selectorBlock_A UUT (
19
                                .y(y),
20
                                .sel(sel),
21
                                .clk(clk),
22
                                .reset(reset),
23
                                .enable(enable)
24
                               );
25
26
         //assign internal probe to count and upcount
27
        assign count = UUT.count;
28
        assign upcount = UUT.upcount;
29
         //step4 Initialize clock
30
     initial
31
32
        begin
33
              c1k = 0;
34
              forever #5 clk = ~clk; // 10ns period
35
36
         //step5 initialize the sel bit for the test purpose
37
38
         initial
39
        begin
40
              sel = 0;
41
             forever #15 sel = ~sel; // 30ns period
42
         end
43
      // Initialize signals
44
     initial
45
        begin
46
              c1k = 0;
47
              reset = 0;
48
              enable = 1; // Enable the counter
49
50
             // Apply reset
51
             #10 reset = 1;
             #10 reset = 0;
52
53
54
             // Simulate some clock cycles
55
             #50;
56
57
              // Display output y
              display("y = \%b", y);
58
59
         end
60
61
     endmodule
```

