```
//ee417 lesson 4 Assignment 3 Part 2, L4A3P2
 1
    // Name: Lamin Jammeh, Date: 06-09-24 Group: Kalin/Jammeh
 2
 3
    //top module BCD_or_2421_up_down_counter
    module BCD_or_2421_up_down_counter(output [3:0] count_out,
 5
                                        input clk,
 6
                                        input reset,
7
                                        input enable,
8
                                        input select_up_down,
9
                                        input select_code2421_BCD );
10
    //define internal wires
11
    wire [3:0] downCount2421;
12
    wire [3:0] upCount2421;
    wire [3:0] count2421code;
wire [3:0] countBCD;
13
14
     //instantiate submodules
15
16
     code2421_downCounter DNCNT (downCount2421,clk,reset,enable);
     code2421_upCounter UPCNT (upCount2421, downCount2421);
17
18
    mux2to1_4bit MUX1 (downCount2421, upCount2421, select_up_down, count2421code);
    Weighted2421ToBCDConverter CONV (count2421code, countBCD);
19
    mux2to1_4bit MUX2 (count2421code, countBCD, select_code2421_BCD, count_out);
20
21
22
    endmodule
     //----BLOCK
23
        -----
24
     //code2421_down_counter using Moore FSM with case structure
25
    module code2421_downCounter (output reg [3:0] count,
26
                                  input clk,
27
                                  input reset,
28
                                  input enable);
29
     //define the states
30
    reg [3:0] state, next_state;
31
32
    //define parameters
33
34
35
    //sequential logic
36
     always @(posedge clk or posedge reset)
37
        if (reset)
38
              state <= 4'b1111:
        else if (enable) state<= next_state; //if reset high, reset, else..countdown</pre>
39
40
        always @ * //any variable changes, combinational logic from given state table
41
42
          case (state)
43
            0: begin //state 0
44
                next_state = 1;
45
                count=4'b1111;
46
              end
47
            1: begin //state 1
48
                next_state = 2;
49
                count=4'b1110;
50
              end
51
            2: begin //state 2
52
                next_state = 3;
53
                count=4'b1101;
54
              end
55
            3: begin //state 3
56
                next_state = 4;
57
                count=4'b1100;
58
              end
59
            4: begin //state 4
60
                next_state = 5;
61
                count=4'b1011;
62
              end
63
            5: begin //state 5
64
                next_state = 6;
65
                count=4'b0100;
66
              end
67
            6: begin //state 6
                next_state = 7;
68
```

Date: June 09, 2024

```
137
                   4'b1110: bcd = 4'b1000; // 8
138
                   4'b1111: bcd = 4'b1001; // 9
default: bcd = 4'b1111; // Default to unique value so invalid input code can be
139
140
      recognized
141
               endcase
142
      // Alternative description is given below
      //assign bcd = (weighted2421 < 5) ? weighted2421 : weighted2421 - 6;
143
144
      endmodule
145
```