
```
1
 2
    Name Lamin Jammeh
    CLass: EE417 Summer 2024
 3
    FINAL PROJECT: Controller
    Group: Ron Kalin/ Lamin Jammeh
 6
    Project Description: The Controller module drives the enable signal. This signal will
    enable the
 7
    computation of the FIR_MAC
                  8
    ----*/
 9
10
    module Pipeline_FIR_Controller (
                                  input clock,
11
12
                                 input reset,
13
                                 output reg enable
14
15
16
    // Control logic for the FIR filter
    always @ (posedge clock or posedge reset)
17
18
    begin
       if (reset)
19
20
         begin
21
           enable \leftarrow 0;
22
          end
23
          else
24
          begin
25
           enable <= 1;
26
          end
27
    end
28
29
    endmodule
30
```

Pipeline_FIR_Controller:controller



```
/*-----
    Name Lamin Jammeh
    CLass: EE417 Summer 2024
    FINAL PROJECT: Datapath
    Group: Ron Kalin/ Lamin Jammeh
    Project Description: The Datapath module computes Filters the input Sample by Multiplying
    and Accumulating
    ----*/
    module Pipeline_FIR_DataPath (FIR_out, Sample_in, clock, reset);
    //define the parameter sets for the design
    //maximum sample value is 63
                                                    //maximum value may be 31
    parameter word_size_out = Sample_size + weight_size + 3; //log2(2^2 * 2^5 * (order+1))
    //define output
    output reg [word_size_out -1:0] FIR_out;
    //define inputs
    input [Sample_size -1:0] Sample_in;
                               clock, reset:
    input
    //define the filter coefficients
    parameter b0 = 5'd3;
    parameter b1 = 5'd7:
    parameter b2 = 5'd20;
parameter b3 = 5'd7;
parameter b4 = 5'd3;
           [Sample_size -1:0] Sample_Array[1:FIR_order]; //5th coefficient
    multiplied by Data_in
    integer k;
    //define PRO to PR3 as registers
    reg    [word_size_out -1:0] PR0 [0:FIR_order];
reg     [word_size_out -1:0] PR1 [1:FIR_order];
reg     [word_size_out -1:0] PR2 [2:FIR_order];
             [word_size_out -1:0] PR3 [3:FIR_order];
    //define the transition logic
    always @ (posedge clock)
       if (reset == 1)
                        -----
       if reset is high do the following
       ****set all Pipeline registers to zero
       ***********\stackrel{\cdot}{\text{IR}} = 0 Input register
       ***********PR[0:order-1] = 0 Pipeline register
       **************OR = 0 Output register
          begin
          //The input shift register
             for (k=1; k \le FIR\_order; k = k + 1)
                Sample_Array[k] <= 0;</pre>
          //The pipeline register
             for (k = 0; k <= FIR_order; k = k + 1)

PRO[k] <= 0;
56
57
58
          //The pipeline register
59
             for (k = 1; k \le FIR\_order; k = k + 1)
60
                PR1[k] <= 0;
61
          //The pipeline register
62
             for (k = 2; k \leq FIR\_order; k = k + 1)
63
                PR2[k] <= 0;
64
          //The pipeline register
65
```


111

112

endmodule

```
66
               for (k = 3; k \le FIR\_order; k = k + 1)
 67
                  PR3[k] <= 0;
 68
 69
            //The outpput register
 70
                   FIR_out <= 0;
 71
 72
         else
         /*----
 73
 74
         if reset is low do the following
         *********1 => move the Sample in into a cutset (Input register) to reduce idle time
 75
      of the input
 76
         ******** => insert the PR at the input of the add and perform x[n] * b(n) and save
      77
      in the Output register
 78
 79
            beain
            //The input shift register
 80
 81
               Sample_Array[1] <= Sample_in;</pre>
               for (k = 2; k \leftarrow FIR\_order; k = k + 1)
 82
 83
                  Sample_Array[k] <= Sample_Array[k-1];</pre>
 84
 85
            //The pipeline register at PRO
                PRO[0] \leftarrow b0 * Sample_in;
 86
                PRO[1] \ll b1 * Sample\_Array[1];
 87
                PR0[2] <= b2 * Sample_Array[2];</pre>
 88
                PR0[3] <= b3 * Sample_Array[3];</pre>
 89
 90
                PRO[4] \leftarrow b4 * Sample\_Array[4];
 91
 92
            //The pipeline register at PR1
 93
                PR1[1] <= b1 * Sample_Array[1] + PR0[1];
                PR1[2] <= b2 * Sample_Array[2];</pre>
 94
 95
                PR1[3] <= b3 * Sample_Array[3];</pre>
                PR1[4] \leftarrow b4 * Sample\_Array[4];
 96
 97
 98
            //The pipeline register at PR2
                PR2[2] <= b2 * Sample_Array[2] + PR1[2];
PR2[3] <= b3 * Sample_Array[3];
PR2[4] <= b4 * Sample_Array[4];
 99
100
101
102
103
            //The pipeline register at PR3
                PR3[3] \leftarrow b3 * Sample\_Array[3] + PR2[3];
104
                PR3[4] <= b4 * Sample_Array[4];</pre>
105
106
107
            //The outpput register
108
                   FIR_out <= PR3[3] + PR3[4];
109
            end
110
```

Date: August 02, 2024




/*-----

42

43

endmodule

```
2
    Name Lamin Jammeh
    CLass: EE417 Summer 2024
 3
    FINAL PROJECT: FIR MAC module
    Group: Ron Kalin/ Lamin Jammeh
 6
    Project Description: This Module combines the Datapath with the controller to form a
7
     ----*/
 8
9
    module Pipeline_FIR_MAC (FIR_out, Sample_in, clock, reset);
10
     // Define the parameter sets for the design
11
    parameter FIR_order = 4;
parameter Sample_size = 6;
parameter weight_size = 5;
12
    13
14
15
16
17
     //define the outputs
18
    output [word_size_out - 1:0] FIR_out;
19
20
     //define the inputs
     input [Sample_size - 1:0] Sample_in;
21
22
     input
                                 clock, reset;
23
24
     // Internal signals
25
    wire enable;
26
27
     // Instantiate the DataPath module
28
    Pipeline_FIR_DataPath #(FIR_order, Sample_size, weight_size, word_size_out) datapath (
29
        .FIR_out(FIR_out),
30
        .Sample_in(Sample_in),
        .clock(clock),
31
32
        .reset(reset)
33
     );
34
35
     // Instantiate the Controller module
36
     Pipeline_FIR_Controller controller (
        .clock(clock),
37
38
         .reset(reset),
        .enable(enable)
39
40
    );
41
```




1

```
2
    Name Lamin Jammeh
 3
    CLass: EE417 Summer 2024
    FINAL PROJECT: FIR MAC module
    Group: Ron Kalin/ Lamin Jammeh
 6
    Project Description: testbench for the FIR_MAC with Pipelining
7
    ----*/
8
9
    module Pipeline_FIR_MAC_tb;
10
11
    // Define the parameter sets for the design
    12
13
14
15
16
     // Define the wires and registers for the test bench
17
          [word_size_out -1:0] FIR_out;
18
    wire
19
            [Sample_size -1:0]
                                    Sample_in;
     reg
20
                                    clock, reset;
     reg
21
22
     // Define the unit under test UUT
23
    Pipeline_FIR_MAC UUT (FIR_out, Sample_in, clock, reset);
24
25
     // Define Probes to observe the Pipeline register PRO
26
            [word_size_out -1:0]
                                    PR00:
                                            assign PR00 = UUT.datapath.PR0[0];
    wire
27
            [word_size_out -1:0]
                                    PR01;
                                            assign PR01 = UUT.datapath.PR0[1];
    wire
                                    PR02;
28
    wire
            [word_size_out -1:0]
                                          assign PR02 = UUT.datapath.PR0[2];
29
                                           assign PR03 = UUT.datapath.PR0[3];
    wire
            [word_size_out -1:0]
                                    PR03;
                                    PR04;
30
            [word_size_out -1:0]
                                            assign PR04 = UUT.datapath.PR0[4];
    wire
31
32
    // Define Probes to observe the Pipeline register PR1
33
                                           assign PR11 = UUT.datapath.PR1[1];
            [word_size_out -1:0]
                                    PR11;
    wire
            [word_size_out -1:0]
                                            assign PR12 = UUT.datapath.PR1[2];
34
                                    PR12;
    wire
            [word_size_out -1:0]
35
    wire
                                    PR13;
                                            assign PR13 = UUT.datapath.PR1[3];
36
    wire
            [word_size_out -1:0]
                                    PR14:
                                            assign PR14 = UUT.datapath.PR1[4];
37
38
     // Define Probes to observe the Pipeline register PR2
                                          assign PR22 = UUT.datapath.PR2[2];
39
          [word_size_out -1:0]
    wire
                                  PR22;
40
    wire
            [word_size_out -1:0]
                                    PR23;
                                            assign PR23 = UUT.datapath.PR2[3];
41
            [word_size_out -1:0]
                                    PR24;
                                          assign PR24 = UUT.datapath.PR2[4];
    wire
42
43
    // Define Probes to observe the Pipeline register PR3
44
    wire
          [word_size_out -1:0]
                                 PR33; assign PR33 = UUT.datapath.PR3[3];
45
                                    PR34;
    wire
            [word_size_out -1:0]
                                            assign PR34 = UUT.datapath.PR3[4];
46
47
     // Instantiate the clock signal
48
     initial
49
       begin
50
          clock = 0;
51
          forever #5 clock = ~clock;
52
53
54
     // Instantiate and toggle the reset signal
55
    initial
56
       begin
57
          reset = 1;
58
          #10 reset = 0;
59
60
61
     // Integer for file handle
62
    integer f;
63
    integer i;
64
65
     // Apply different input samples and observe the outputs
66
     initial
67
       begin
```

99

```
f = $fopen("output.txt", "w");
68
69
            $fwrite(f, "\t\tTime\tSample_in\tFIR_out\n');
70
71
            // Apply the input samples and log the output
72
            for (i = 0; i < 10; i = i + 1)
73
               begin
74
                  case (i)
75
                       0:
                           Sample_in = 0;
76
                           Sample_in = 1;
77
                       2:
                           Sample_in = 0;
78
                          Sample_in = 10;
                       3:
79
                          Sample_in = 0;
                       4:
                          Sample_in = 1;
80
                       5:
                          Sample_in = 2;
Sample_in = 8;
Sample_in = 2;
81
82
                       7:
83
                       8:
84
                       9: Sample_in = 1;
85
                       10: Sample_in = 0;
86
                       11: Sample_in = 63;
87
                       12: Sample_in = 0;
88
                       default: Sample_in = 0;
89
                  endcase
90
                  #10; // Wait for the output to settle
                  $fwrite(f, "%d\t
91
                                                  %d\n", $time, Sample_in, FIR_out);
                                       %d\t
92
              end
93
94
              $fclose(f);
95
              #100 $stop;
96
         end
97
98
     endmodule
```

Bitwave




Testbench results from the text file


Time	Sample_in	FIR_out
	29IIIb16_11I	_
10	0	0
20	1	0
30	0	0
40	10	0
50	0	0
60	1	7
70	2	10
80	8	70
90	2	100
100	1	7

Timing Analysis for the clock signal


@ default time when clock period is 1ns




Time report at a slack of -1.790



@ default time when clock period is 4ns



Time report at a slack of 1.096



```
% ∠
-----
% Name Lamin Jammeh
% CLass: EE417 Summer 2024
% Lesson 10 HW Question 3
% Group: Ron Kalin/ Lamin Jammeh
\$ Project Description: The Testbench results are ploted to show the filtered and m{arepsilon}
unfiltered signals
응 🗹
------ v
%Step1 define the TestBench result
time = 10:10:100;
Sample in = [0, 1, 0, 10, 0, 1, 2, 8, 2, 1];
FIR out = [0, 0, 0, 0, 0, 7, 10, 70, 100, 7];
%Step2 plot the TestBench results
plot(time, Sample in, 'LineWidth',2);
hold on;
plot(time, FIR out, 'LineWidth',2);
grid on;
legend('Unfiltered Signal','Filtered Signal', 'Location','north');
title('FIR MAC Filtered vs Unfiltered Results');
xticks(0:5:100);
yticks(0:5:100);
xlabel('time in nanoSec');
ylabel('Signal values');
hold off;
```

