

```

1  /*-----
2  Name Ron Kalin
3  Class: EE417 Summer 2024
4  Lesson 08 HW Question 02
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: test-bench for UART receiver
7  -----*/
8  module UART_RCVR_tb ();
9
10 //set parameters
11 parameter half_cycle = 5; //half cycle time of clock
12 parameter full_cycle = 10; //full cycle time of clock
13 parameter cycle_time = 160; //number of cycles before next cycle
14 parameter word_size = 8, half_word = word_size / 2; //bit length of word inputs
15 /*top level module under test original declaration
16 module UART_RCVR #(parameter word_size = 8, half_word = word_size / 2)
17 (output [word_size - 1: 0] RCV_datareg,
18  output read_not_ready_out, Error1, Error2,
19  input Serial_in, read_not_ready_in, Sample_clk, rst_b );*/
20 //define outputs as wires, inputs as registers
21 wire [word_size - 1: 0] RCV_datareg;
22 wire read_not_ready_out, Error1, Error2;
23 reg Serial_in, read_not_ready_in, Sample_clk, rst_b;
24
25 //input/output wire submodwires to monitor the inputs and outputs of submodules
26 wire Ser_in_0;
27 wire clr_Sample_counter;
28 wire inc_Sample_counter;
29 wire clr_Bit_counter;
30 wire inc_Bit_counter;
31 wire [word_size - 1: 0] RCV_shftreg;
32 wire [3: 0] Sample_counter;
33 wire [4: 0] Bit_counter;
34 wire SC_eq_3;
35 wire SC_lt_7;
36 wire [1: 0] state;
37 wire shift;
38 wire load;
39 wire BC_eq_8;
40
41 //define the unit under test UUT
42 UART_RCVR #(word_size, half_word) UUT (
43     .RCV_datareg(RCV_datareg),
44     .read_not_ready_out(read_not_ready_out),
45     .Error1(Error1),
46     .Error2(Error2),
47
48     .Serial_in(Serial_in),
49     .read_not_ready_in(read_not_ready_in),
50     .Sample_clk(Sample_clk),
51     .rst_b(rst_b)
52 );
53
54 //internal probe monitors (M0=Control Unit, M1=Datapath Unit)
55 assign Ser_in_0 = UUT.M1.Ser_in_0;
56 assign clr_Sample_counter = UUT.M1.clr_Sample_counter;
57 assign inc_Sample_counter = UUT.M1.inc_Sample_counter;
58 assign clr_Bit_counter = UUT.M1.clr_Bit_counter;
59 assign inc_Bit_counter = UUT.M1.inc_Bit_counter;
60 assign RCV_shftreg = UUT.M1.RCV_shftreg;
61 assign Sample_counter = UUT.M1.Sample_counter;
62 assign Bit_counter = UUT.M1.Bit_counter;
63 assign SC_lt_7 = UUT.M0.SC_lt_7;
64 assign SC_eq_3 = UUT.M0.SC_eq_3;
65 assign state = UUT.M0.state;
66 assign shift = UUT.M0.shift;
67 assign load = UUT.M0.load;
68 assign BC_eq_8 = UUT.M0.BC_eq_8;
69
70 //clock cycle

```

```
71 always
72 begin
73     sample_clk = 0;
74     forever #half_cycle sample_clk = ~sample_clk;
75 end
76
77 //initialize reset, run sufficient clk cycles to get all desired counts
78 initial
79 begin
80     // Initialize Inputs
81     Serial_in = 0;
82     read_not_ready_in = 0;
83     sample_clk = 0;
84     rst_b = 0;
85
86     // Apply reset
87     rst_b = 1;
88     #10;
89     rst_b = 0;
90     #10;
91     rst_b = 1; //reset high means system active
92
93     // Test Case 1: Transmit byte (ex: 8'b01010101)
94     Serial_in = 1; // Start bit
95     #100;
96
97     Serial_in = 1; // Bit 0
98     #100;
99
100    Serial_in = 0; // Bit 1
101    #100;
102
103    Serial_in = 1; // Bit 2
104    #100;
105
106    Serial_in = 0; // Bit 3
107    #100;
108
109    Serial_in = 1; // Bit 4
110    #100;
111
112    Serial_in = 0; // Bit 5
113    #100;
114
115    Serial_in = 1; // Bit 6
116    #100;
117
118    Serial_in = 0; // Bit 7
119    #100;
120
121    Serial_in = 1; // Stop bit
122    #100;
123
124    // Force load signal to load the data
125    force UUT.M0.load = 1;
126    #100;
127    force UUT.M0.load = 0;
128    release UUT.M0.load; //release load signal
129    #(60 * full_cycle); //wait 60 cycles
130    $stop; //opens debug window, close debug window to see waveform
131    begin
132        $monitor ($time ,, "Serial_in = %h RCV_datareg = %h" , Serial_in, RCV_datareg);
133    end
134 end
135 endmodule
136
```