40

endmodule

```
/*-----
 1
    Name Lamin Jammeh
 3
    CLass: EE417 Summer 2024
    Lesson 04 HW Question 4 Part 3
 5
    Group: Ron Kalin/ Lamin Jammeh
 6
     Project Description: This portion takes uses a 2-to-1 MUX to select between up and down
7
     counter. when the sel bit is high the upcounter output is transferred to the next stage
8
     else the downcounter output is transferred to the next state
9
10
     //Step1: define the module and (port list)
11
        module selectorBlock_A (output wire y,
12
                                 input sel,
13
                                input clk,
14
                                 input reset.
15
                                input enable);
16
        wire [3:0] count;
wire [3:0] upcount;
17
18
19
20
        //step 2 call the file for the code2421_downCounter
21
        code2421_downCounter UDM_downCount(
22
                                         .count(count),
23
                                         .clk(clk),
24
                                         .reset(reset),
25
                                         .enable(enable)
26
                                         );
27
        //call the file for the code2421_upCounter
28
29
        code2421_upCounter UDM_upCount(
30
                                         .upcount(upcount),
31
                                         .clk(clk),
32
                                         .reset(reset),
33
                                         .enable(enable)
34
        //Instantiate the wire and logic gates
35
        //note when sel is high we count up and when low we count down
36
        //equation for output of mux Y = (In_1 \& sel) | (In_2 \& \sim sel) assign y = (upcount \& sel) | (count \& \sim sel);
37
38
39
```