In computing, especially digital signal processing, the multiply–accumulate (MAC) or multiply-add (MAD) operation is a common step that computes the product of two numbers and adds that product to an accumulator. The hardware unit that performs the operation is known as a multiplier–accumulator (MAC unit); the operation itself is also often called a MAC or a MAD operation. The MAC operation modifies an accumulator a: $a \leftarrow a + (b \times c)[1]$

The FIR MAC (Multiply and Accumulator) code was designed and tested the coherence of the data and find the latency (in terms of clock cycles) for each design. The actual propagation delay in ns for the design was found without pipelining and with different locations for the cut-set. Comment on the latency and alignment of data in your simulation results. Registers will be added at the outputs of all the multipliers. This way multiplication will occur in one clock cycle and then addition will occur in the following clock cycle. Report the latency and the Hardware usage in this case. [1]

This design will implement a FIR MAC 4th order Datapath-controller structure with the use of pipelining. The Verilog design includes a testbench to verify the results. The testbench input data and results were saved as a text file and plotted in MATLAB. Timing Analysis is included, and report information will show the maximum throughput or clock frequency that can be implemented on the design. A block diagram will be presented that clearly shows the Datapath-controller structure of the design with the datapath and control signals defined. The state graph of the controller will be shown along with the building blocks of the datapath. Finally Simulation results in Questa with internal probes for functionaslity verification will be depicted showing specific cases, such as reset, dataflow between registers with expected delays ... etc.

Application

Modern computers may contain a dedicated MAC, consisting of a multiplier implemented in combinational logic followed by an adder and an accumulator register that stores the result. The output of the register is fed back to one input of the adder, so that on each clock cycle, the output of the multiplier is added to the register. Combinational multipliers require a large amount of logic, but can compute a product much more quickly than the method of shifting and adding typical of earlier computers [1]




Figure 12.1 - FIR MAC diagram


FIR MAC diagram, 4th order, showing pipelining cutlines

Design Methodology


A controller - datapath structure will be utilized with a reduced number of states vs. a FSM design

A block diagram and Finite State Machine (FSM) were developed from the Datapath in order to design the Controller code. Ready was added as an output to the Datapath and as an input to the Controller.

Block Diagram




FSM (State Graph) for Controller



Building Blocks of the Datapath - RTL Viewer





enable <= 1;

end

```
Controller
                                                                         Pipeline FIR Controller.v
ate: August 02, 2024
                                                                                                                                            Project: Pipeline FIR DataPath
             // ee417 Final Project L12A2
            // ee41/ Final Project LIZAZ
// Name: Ron Kalin / Lamin Jammeh, Date: 08-02-24 Group: Kalin/Jammeh
// Design: FIR filter chain of cascaded MACs, given 5-bit coefficients
// inputs are 6-bit positive values, output register is 14 parallel bits
// Project Description: Controller module drives the enable signal, which enables the
// computation of the FIR_MAC
    4
    6
    8
            module Pipeline_FIR_Controller (
                                                                       input clock,
   10
                                                                      input reset
   11
                                                                      output reg enable
   12
13
14
             // Control logic for the FIR filter
   15
            always @ (posedge clock or posedge reset)
   16
            begin
   17
18
                  if (reset)
                       begin
                          enable \leq 0;
   20
                       end
   21
                       else
                      begin
```

Datapath

23

25

26

28

end


endmodule


```
Date: August 02, 2024
                                                                        Pipeline_FIR_DataPath.v
                                                                                                                                          Project: Pipeline_FIR_DataPa
            /-----
      1
              Name Lamin Jammeh / Ron Kalin
CLass: EE417 Summer 2024
             FINAL PROJECT: Datapath
Group: Ron Kalin/ Lamin Jammeh
Project Description: Datapath module computesfilters input Sample by Multiplying and
Accumulating
      7
                                           -----
      8
             module Pipeline_FIR_DataPath (FIR_out, Sample_in, clock, reset);
    10
11
              //define the parameter sets for the design
             parameter FIR order = 4;
parameter Sample_size = 6;
parameter weight_size = 5;
parameter word_size_out = Samp
    12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
                                                          //define output
output reg [word_size_out -1:0] FIR_out;
              //define inputs
                                                                        Sample_in;
clock, reset;
              input
                             [Sample_size -1:0]
              input
              //define the filter coefficients
parameter b0 = 5'd3;
parameter b1 = 5'd7;
parameter b2 = 5'd20;
parameter b3 = 5'd7;
parameter b4 = 5'd3;
             parameter
parameter
parameter
parameter
parameter
parameter
              reg
Data_in
integer
                                   [Sample_size -1:0] Sample_Array[1:FIR_order]; //Sth coefficient multiplied by
     31
     32
33
34
                                  k;
             //define PRO to PR3 as registers
reg [word_size_out -1:0] PRO [0:FIR_order];
reg [word_size_out -1:0] PR1 [1:FIR_order];
reg [word_size_out -1:0] PR2 [2:FIR_order];
reg [word_size_out -1:0] PR3 [3:FIR_order];
    35
36
37
38
39
40
41
42
43
44
45
46
47
48
50
51
52
53
54
55
56
57
58
              //define the transition logic
always @ (posedge clock)
  if (reset == 1)
                  begin
//The input shift register
for (k=1; k <= FIR_order; k = k + 1)
Sample_Array[k] <= 0;
                      //The pipeline register
for (k = 0; k <= FIR_order; k = k + 1)
PRO(k) <= 0;
//The pipeline register
for (k = 1; k <= FIR_order; k = k + 1)
PR1(k) <= 0;
//The pipeline register
for (k = 2; k <= FIR_order; k = k + 1)
PR2(k) <= 0;
//The pipeline register
for (k = 3; k <= FIR_order; k = k + 1)
PR3(k) <= 0;
PR3(k) <= 0;
     59
60
61
62
63
```

39 40

endmodule

RTL Viewer





```
Name Ron Kalin / Lamin Jammeh
        CLass: EE417 Summer 2024
 4
        FINAL PROJECT: FIR MAC module
        Group: Ron Kalin/ Lamin Jammeh
       Project Description: testbench for the FIR_MAC with Pipelining
 8
 9
       module Pipeline_FIR_MAC_tb;
10
        // Define the parameter sets for the design
11
       // Define the parameter sets for the design
parameter FIR_order = 4;
parameter Sample_size = 6; // maximum sample value is 63
parameter weight_size = 5; // maximum value may be 31
parameter word_size_out = 2 * Sample_size + 2; // maximum possible output 63*31*(4+1)
12
13
14
15
16
17
        // Define the wires and registers for the test bench
       // Define the wires and reg.
wire [word_size_out -1:0] FIR_out;
red [Sample_size -1:0] Sample_in;
18
19
20
                                                         clock, reset;
21
        // Define the unit under test UUT
22
       Pipeline_FIR_MAC UUT (FIR_out, Sample_in, clock, reset);
23
24
25
        // Define Probes to observe the Pipeline register PRO
                    [word_size_out -1:0]
[word_size_out -1:0]
                                                        PR00; assign PR00 = UUT.datapath.PR0[0];
PR01; assign PR01 = UUT.datapath.PR0[1];
26
       wire
27
        wire
                                                                   assign PRO2 = UUT.datapath.PRO[2];
assign PRO3 = UUT.datapath.PRO[3];
assign PRO4 = UUT.datapath.PRO[4];
                     [word_size_out -1:0]
28
                                                         PRO2;
                    [word_size_out -1:0]
[word_size_out -1:0]
                                                         PR03;
29
        wire
30
                                                        PR 04;
31
        // Define Probes to observe the Pipeline register PR1
32
                                                        PR11; assign PR11 = UUT.datapath.PR1[1];
PR12; assign PR12 = UUT.datapath.PR1[2];
PR13; assign PR13 = UUT.datapath.PR1[3];
PR14; assign PR14 = UUT.datapath.PR1[4];
       wire [word_size_out -1:0]
33
34
35
36
37
        // Define Probes to observe the Pipeline register PR2
38
                  [word_size_out -1:0]
[word_size_out -1:0]
[word_size_out -1:0]
                                                        PR22; assign PR22 = UUT.datapath.PR2[2];
PR23; assign PR23 = UUT.datapath.PR2[3];
PR24; assign PR24 = UUT.datapath.PR2[4];
39
       wire
       wire
41
       wire
42
        // Define Probes to observe the Pipeline register PR3
43
        wire [word_size_out -1:0] PR33; assign PR33 = UUT.datapath.PR3[3]; wire [word_size_out -1:0] PR34; assign PR34 = UUT.datapath.PR3[4];
44
45
46
47
        // Instantiate the clock signal
48
        initial
49
           begin
               clock = 0;
forever #5 clock = ~clock;
50
51
52
53
        // Instantiate and toggle the reset signal
54
55
56
           begin
            reset = 1;
57
              #10 reset = 0;
58
59
60
        // Integer for file handle
integer f;
integer i;
61
62
63
64
65
        // Apply different input samples and observe the outputs
67
68
                 f = $fopen("output.txt", "w");
```

```
$fwrite(f, "\t\tTime\tSample_in\tFIR_out\n");
70
71
72
73
                         // Apply the input samples and log the output
for (i = 0; i < 10; i = i + 1)
  begin</pre>
                                       case (i)

0: Sample_in = 0;

1: Sample_in = 1;
74
75
76
77
78
                                                1: Sample_in = 1;

2: Sample_in = 0;

3: Sample_in = 0;

4: Sample_in = 0;

5: Sample_in = 1;

6: Sample_in = 2;

7: Sample_in = 8;

8: Sample_in = 2;

9: Sample_in = 1;


10: Sample_in = 0;

11: Sample_in = 63;

12: Sample_in = 0;

default: Sample_in = 0;
79
80
81
82
83
84
85
86
87
88
                                       endcase
#10; // Wait for the output to settle
$fwrite(f, "%d\t %d\t %d\n", $time, Sample_in, FIR_out);
89
90
91
92
93
                   $fclose(f);
#100 $stop;
end
94
95
96
97
98
           endmodule
99
```

RTL Simulation - from Questa




Testbench results from the text file

Time	Sample_in	FIR_out
10	0	0
20	1	0
30	0	0
40	10	0
50	0	0
60	1	7
70	2	10
80	8	70
90	2	100
100	1	7


Timing Analysis Reports

Timing Analysis for the clock signal

@ default time when clock period is 1ns




Time report at a slack of -1.790




Timing Analysis Reports (cont'd)

@ default time when clock period is 4ns




Time report at a slack of 1.096



Matlab Testnehc Data input and Results

```
% Name Lamin Jammeh
% CLass: EE417 Summer 2024
% Lesson 10 HW Question 3
% Group: Ron Kalin/ Lamin Jammeh
% Project Description: The Testbench results are ploted to show the filtered and oldsymbol{arepsilon}
unfiltered signals
& K
%Step1 define the TestBench result
time = 10:10:100;
Sample in = [0, 1, 0, 10, 0, 1, 2, 8, 2, 1];
FIR out = [0, 0, 0, 0, 0, 7, 10, 70, 100, 7];
%Step2 plot the TestBench results
plot(time, Sample_in, 'LineWidth',2);
hold on;
plot(time, FIR_out, 'LineWidth',2);
grid on;
legend('Unfiltered Signal', 'Filtered Signal', 'Location', 'north');
title('FIR_MAC Filtered vs Unfiltered Results');
xticks(0:5:100);
yticks(0:5:100);
xlabel('time in nanoSec');
ylabel('Signal values');
hold off;
```



Conclusion

 $Reset\ high\ means\ Sample_input,\ internal\ registers,\ and\ output\ registers\ become\ zero.$

When reset is low FIR filter is active. When filter is active, the actions happen on the positive clock edge.

FIR filter with pipeline registers were placed all adder inputs.

Simulation results show each pipelining register passes the values saved in its array to the next one.

The top two values are added together while the rest pass as is to the next register. The throughput (new output) is available at every clock cycle. With the pipelining, the longest propagation delay for the combinational logic between the registers can be shortened, which will consequently allow reducing clock period and increasing clock frequency. With an output available at every clock cycle, the throughput of the module increases. The pipelining improves hardware utilization efficiency.

Sources

- [1] Wikipedia "Multiply-accumulate operation"
- [2] Ciletti, Michael D.. Advanced Digital Design with the Verilog HDL (p. 583). Pearson Education. Kindle Edition.