```
1
 2
    Name Lamin Jammeh
 3
    CLass: EE417 Summer 2024
    FINAL PROJECT: FIR MAC module
    Group: Ron Kalin/ Lamin Jammeh
 6
    Project Description: testbench for the FIR_MAC with Pipelining
7
    ----*/
8
9
    module Pipeline_FIR_MAC_tb;
10
11
    // Define the parameter sets for the design
    12
13
14
15
16
     // Define the wires and registers for the test bench
17
          [word_size_out -1:0] FIR_out;
18
    wire
19
            [Sample_size -1:0]
                                    Sample_in;
     reg
20
                                    clock, reset;
     reg
21
22
     // Define the unit under test UUT
23
    Pipeline_FIR_MAC UUT (FIR_out, Sample_in, clock, reset);
24
25
     // Define Probes to observe the Pipeline register PRO
26
            [word_size_out -1:0]
                                    PR00:
                                            assign PR00 = UUT.datapath.PR0[0];
    wire
27
            [word_size_out -1:0]
                                    PR01;
                                            assign PR01 = UUT.datapath.PR0[1];
    wire
                                    PR02;
28
    wire
            [word_size_out -1:0]
                                          assign PR02 = UUT.datapath.PR0[2];
29
                                           assign PR03 = UUT.datapath.PR0[3];
    wire
            [word_size_out -1:0]
                                    PR03;
                                    PR04;
30
            [word_size_out -1:0]
                                            assign PR04 = UUT.datapath.PR0[4];
    wire
31
32
    // Define Probes to observe the Pipeline register PR1
33
                                           assign PR11 = UUT.datapath.PR1[1];
            [word_size_out -1:0]
                                    PR11;
    wire
            [word_size_out -1:0]
                                            assign PR12 = UUT.datapath.PR1[2];
34
                                    PR12;
    wire
            [word_size_out -1:0]
35
    wire
                                    PR13;
                                            assign PR13 = UUT.datapath.PR1[3];
36
    wire
            [word_size_out -1:0]
                                    PR14:
                                            assign PR14 = UUT.datapath.PR1[4];
37
38
     // Define Probes to observe the Pipeline register PR2
                                          assign PR22 = UUT.datapath.PR2[2];
39
          [word_size_out -1:0]
    wire
                                  PR22;
40
    wire
            [word_size_out -1:0]
                                    PR23;
                                            assign PR23 = UUT.datapath.PR2[3];
41
            [word_size_out -1:0]
                                    PR24;
                                          assign PR24 = UUT.datapath.PR2[4];
    wire
42
43
    // Define Probes to observe the Pipeline register PR3
44
    wire
          [word_size_out -1:0]
                                 PR33; assign PR33 = UUT.datapath.PR3[3];
45
                                    PR34;
    wire
            [word_size_out -1:0]
                                            assign PR34 = UUT.datapath.PR3[4];
46
47
     // Instantiate the clock signal
48
     initial
49
       begin
50
          clock = 0;
51
          forever #5 clock = ~clock;
52
53
54
     // Instantiate and toggle the reset signal
55
    initial
56
       begin
57
          reset = 1;
58
          #10 reset = 0;
59
60
61
     // Integer for file handle
62
    integer f;
63
    integer i;
64
65
     // Apply different input samples and observe the outputs
66
     initial
67
       begin
```

99

```
f = $fopen("output.txt", "w");
68
69
            $fwrite(f, "\t\tTime\tSample_in\tFIR_out\n');
70
71
            // Apply the input samples and log the output
72
            for (i = 0; i < 10; i = i + 1)
73
               begin
74
                  case (i)
75
                       0:
                           Sample_in = 0;
76
                           Sample_in = 1;
77
                       2:
                           Sample_in = 0;
78
                          Sample_in = 10;
                       3:
79
                          Sample_in = 0;
                       4:
                          Sample_in = 1;
80
                       5:
                          Sample_in = 2;
Sample_in = 8;
Sample_in = 2;
81
82
                       7:
83
                       8:
84
                       9: Sample_in = 1;
85
                       10: Sample_in = 0;
86
                       11: Sample_in = 63;
87
                       12: Sample_in = 0;
88
                       default: Sample_in = 0;
89
                  endcase
90
                  #10; // Wait for the output to settle
                  $fwrite(f, "%d\t
91
                                                  %d\n", $time, Sample_in, FIR_out);
                                       %d\t
92
              end
93
94
              $fclose(f);
95
              #100 $stop;
96
         end
97
98
     endmodule
```