```
/*-----
        Name Ron Kalin
 3
        Class: EE417 Summer 2024
        Lesson 09 HW Question 01
 5
        Group: Ron Kalin/ Lamin Jammeh
        Project Description: test-bench for moving average FIR filter
 7
 8
        module moving_average_filter_tb();
 9
               // Parameters
10
               parameter DATA_WIDTH = 4;
11
               parameter FILT_LENGTH = 4;
12
13
               // Signals
14
               reg clk, reset, enable;
15
               reg [DATA_WIDTH-1:0] sample_in;
16
               wire [2*DATA_WIDTH-1:0] filtered_sample;
17
18
               //wires monitor internal variables
               wire [DATA_WIDTH-1:0] buffer0, buffer1, buffer2, buffer3;
wire [DATA_WIDTH-1:0] coeff0, coeff1, coeff2, coeff3;
19
20
               wire [DATA_WIDTH-1:0] tap_outputs [0:3];
21
22
23
               // Instantiate the moving_average_filter module
24
               moving_average_filter UUT (
25
                      .filtered_sample(filtered_sample),
26
                      .sample_in(sample_in),
27
                      .enable(enable),
28
                      .clk(clk),
29
                      .reset(reset)
30
               );
31
               assign buffer0 =UUT.buffer0;
32
               assign buffer1 =UUT.buffer1;
33
               assign buffer2 =UUT.buffer2;
34
               assign buffer3 =UUT.buffer3;
               assign coeff0 =UUT.coeff0;
assign coeff1 =UUT.coeff1;
assign coeff2 =UUT.coeff2;
assign coeff3 =UUT.coeff3;
assign tap_outputs[0]=UUT.tap_outputs[0];
assign tap_outputs[1]=UUT.tap_outputs[1];
assign tap_outputs[2]=UUT.tap_outputs[2];
assign tap_outputs[3]=UUT.tap_outputs[3];
35
36
37
38
39
40
41
42
43
44
               // Clock generation
45
               always #5 clk = \simclk;
46
47
               // Test stimulus
               initial begin
48
49
                      c1k = 0;
50
                      reset = 1;
                      #10 reset = 0; enable =1; // Release reset, enable
#20 sample_in = 4'b0000; // input sample of 0
#20 sample_in = 4'b0000; // input sample of 0
#20 sample_in = 4'b0100; // input sample of 4
#20 sample_in = 4'b0000; // input sample of 0
51
52
53
54
55
                      #20; // Wait for some cycles
56
57
58
                      // Applying additional test vectors
                     // Applying additional test vectors
#20 sample_in = 4'b0001; // input sample of 1
#20 sample_in = 4'b0010; // input sample of 2
#20 sample_in = 4'b0011; // input sample of 3
#20 sample_in = 4'b0100; // input sample of 4
#20 sample_in = 4'b0101; // input sample of 5
#20 sample_in = 4'b0110; // input sample of 6
#20 sample_in = 4'b0111; // input sample of 7
#20 sample_in = 4'b1000; // input sample of 8
#20 sample_in = 4'b1001; // input sample of 9
#20 sample_in = 4'b1010; // input sample of 10
#20 sample_in = 4'b1011; // input sample of 11
#20 enable =0;
59
60
61
62
63
64
65
66
67
68
69
70
                      #20 enable =0;
```

```
Date: July 13, 2024
                            #40 enable =1;
     72
                            #20 sample_in = 4'b1100; // input sample of 12
                           #20 sample_in = 4'b1101; // input sample of 13
#20 sample_in = 4'b1101; // input sample of 13
#20 sample_in = 4'b1110; // input sample of 14
#20 sample_in = 4'b1111; // input sample of 15
#20 sample_in = 4'b1000; // input sample of 8
     73
     74
     75
     76
                            #20; // Wait for some cycles
     77
     78
    79
                            $display("Filtered Output: %h", filtered_sample);
     80
                            //$finish;
     81
                    end
    82
    83
             endmodule
```