


Design an optimized DataPath controller. The DataPath module and the top module are given in the attached file:


Design the controller that will complete the full design. Create a testbench and test the multiplier. Combine the code, StateGraph of the controller and the simulation results in one pdf file.

Assignment: DataPath Controller:

Consider the following technique used for combinational binary multiplying. If you want to multiply 215 by 23, you can add $(215 \cdot 2^0 + 215 \cdot 2^1 + 215 \cdot 2^2 + 215 \cdot 2^4 = 215 \cdot 1 + 215 \cdot 2 + 215 \cdot 4 + 215 \cdot 16 = 215(1+2+4+16) = 215(23))$. To get the power 2 multiples of the multiplicand, all what we need to do is to shift it to the right as many positions as the exponent or power value. This is an optimized method compared to adding the multiplicand 23 times! Design the Multiplier operation using a DataPath design layout. Test your design and verify the functionality.



The following is the datapath idea of operation:



Experimentation

Built a quick calculator which demonstrates better than example how this system works.

	Result	195					
		Value Dec	Value Bin	LSB Mult	State	Dec Prod	Bin Prod
Multiplicand	Word 1	15	1111				
Multiplier	Word 2	13	1101	1	Add	15	1111
					Shift		Shift must follow add
Multiplicand	Word 1	30	11110				
Multiplier	Word 2	6	110	0	Shift	15	1111
Multiplicand	Word 1	60	111100				
Multiplier	Word 2	3	11	1	Add	75	1001011
					Shift		Shift must follow add
Multiplicand	Word 1	120	1111000				
Multiplier	Word 2	1	1	1	Add	195	11000011
					Shift		Shift must follow add
Multiplicand	Word 1	240	11110000				
Multiplier	Word 2	0			Latch	195	11000011

Product= Product+Multiplicand

Design Methodology

The top level module and Datapath were given below. A couple additions to code given were made in order for it to be synthesized.

```

module Datapath (product, final_product,
                 multiplier_LSB, zero_flag,
                 word1, word2,
                 Load_words, Shift, Add, latch,
                 clk, rst);

    parameter L_WORD= 4;

    output reg    [2*L_WORD-1: 0]    product, final_product;
    output        [ L_WORD-1: 0]    multiplier_LSB;
    input         [ L_WORD-1: 0]    word1, word2;
    input         Load_words, Shift, Add, latch;
    input         clk, rst;

    reg          [2*L_WORD-1: 0]    multiplicand;
    reg          [ L_WORD-1: 0]    multiplier;

    assign multiplier_LSB = multiplier[0];
    assign zero_flag     = (multiplier == 0);

    always @ (posedge clk)
        begin
            if (rst)
                begin multiplier <= 0;
                     multiplicand <= 0;
                     product <= 0;
                     final_product <= 0; end
            else if (Load_words) begin multiplicand <= word1;
                                      multiplier <= word2; |
                                      product <= 0;
                                      final_product <= 0; end
            else if (Shift)      begin multiplier <= multiplier >> 1;
                                      multiplicand <= multiplicand << 1; end
            else if (Add)        begin product <= product+ multiplicand; end
            else if (latch)      begin final_product <= product; end
            end
endmodule

```

The following is the suggested top module. The module should raise a ready flag when it is ready to load new input words. The user should activate a start input to indicate that a new multiplication operation needs to be started.

```

module Sequential_Multiplier (product, final_product,
                              Ready, start,
                              word1, word2,
                              clk, rst);

    parameter L_WORD= 4; // Datapathsize
    output [2*L_WORD-1: 0] product, final_product;
    output Ready;
    input  [L_WORD -1: 0] word1, word2;
    input start, clk, rst;

    wire multiplier_LSB, Load_words, shift, Add, latch, zero_flag;

    Datapath M1 (product, final_product,
                 multiplier_LSB, zero_flag,
                 word1, word2,
                 Load_words, shift, Add, latch,
                 clk, rst);


    Controller M2 (Load_words, shift, Add, latch,
                  Ready, multiplier_LSB, start, zero_flag,
                  clk, rst);

endmodule


```

A block diagram and Finite State Machine (FSM) were developed from the Datapath in order to design the Controller code. Ready was added as an output to the Datapath and as an input to the Controller.

Block Diagram



FSM for Controller



```

1 // ee417 lesson 7 Assignment 1 L7A1
2 // Name: Ron Kalin, Date: 06-25-24 Group: Kalin/Jammeh
3 // Design: Sequential_multiplier
4 // top level module raises a ready flag when ready to load new input words
5 // user should activate a start input to indicate a new multiplication operation starts
6 module Sequential_multiplier (product, final_product,
7                               Ready, start,
8                               word1, word2,
9                               clk, rst);
10 parameter L_WORD = 4; //Datapathsize
11 output [2*L_WORD-1: 0] product, final_product;
12 output Ready;
13 input [L_WORD-1: 0] word1, word2;
14 input start, clk, rst;
15
16 reg [L_WORD-1:0] mcand, mult;
17
18 wire multiplier_LSB, Load_words, shift, Add, latch, zero_flag;
19 wire [L_WORD-2:0] state;
20
21 Datapath M1 (product, final_product,
22             Ready, multiplier_LSB, zero_flag,
23             word1, word2,
24             Load_words, shift, Add, latch,
25             clk, rst);
26
27 controller M2 (Load_words, shift, Add, latch, state,
28               Ready, multiplier_LSB, start, zero_flag,
29               clk, rst);
30
31 endmodule
32
33 //Datapath
34 module Datapath (product, final_product,
35                 Ready, multiplier_LSB, zero_flag,
36                 word1, word2,
37                 Load_words, shift, Add, latch,
38                 clk, rst);
39
40 parameter L_WORD = 4; //declare parameter values
41
42 //declare outputs and input
43 output reg [2*L_WORD-1:0] product, final_product;
44 output reg Ready;
45 output multiplier_LSB, zero_flag;
46 input [L_WORD-1:0] word1, word2;
47 input Load_words, shift, Add, latch;
48 input clk, rst;
49 //declare internal wires
50 reg [2*L_WORD-1: 0] multiplicand;
51 reg [L_WORD-1: 0] multiplier;
52 //assign values
53 assign multiplier_LSB = multiplier[0]; //least significant bit of multiplier
54 assign zero_flag = (multiplier == 0); //if multiplier=all zeros, zero_flag=1
55
56 //create always block
57 always @ (posedge clk)
58 begin
59     if (rst) begin multiplier <= 0; //if reset =1 then zero
60                 multiplicand <= 0;
61                 product <= 0;
62                 final_product <= 0;
63                 Ready <= 1; end //ready high= accept input words
64     else if (Load_words) begin multiplicand <= word1; //Load_words=1
65                               multiplier <= word2; //then m..cand gets value of word1
66                               product <= 0; //mult gets value word2
67                               final_product <= 0; //prod and final_prod=0
68                               Ready <= 0; end //ready low means calculate
69     else if (shift) begin multiplier <= multiplier >> 1; //shift right 1
70                        multiplicand <= multiplicand << 1; //shift left 1

```

```

71     Ready <= 0; end
72     else if (Add) begin product <= product + multiplicand;
73                     Ready <= 0; end
74     else if (latch) begin final_product <= product; //adding done
75                       Ready <= 1; end //ready for new input
76     else begin end
77 end
78
79 endmodule
80
81 //controller
82 module controller (Load_words, shift, Add, latch, state,

```



```

83         Ready, multiplier_LSB, start, zero_flag,
84         clk, rst);
85 //parameter L_WORD= 4; //declare parameter values
86
87 //declare outputs/inputs, control unit only handles single bit inputs and outputs
88 output reg Load_words, shift, Add, latch;
89 output reg [2:0] state;
90 input      Ready, multiplier_LSB, start, zero_flag;
91 input      clk, rst;
92
93 reg [2:0] next_state; //3 bits for up to 8 states
94 //build code from FSM diagram
95
96 //declare states from FSM
97 parameter idle   = 3'b000;
98 parameter loading = 3'b001;
99 parameter loaded  = 3'b010;
100 parameter add     = 3'b011;
101 parameter shift   = 3'b100;
102 parameter buff    = 3'b101;
103 parameter ltch    = 3'b110;
104
105 always @ (posedge clk)
106 if (rst) state <= idle;
107 else state <= next_state;
108
109 always @ *
110 //assign probe <= state;
111 case (state)
112     idle: begin
113         Load_words = 1'b0;
114         latch      = 1'b0;
115         Add        = 1'b0;
116         shift      = 1'b0;
117         if (Ready && start) next_state = loading;
118         else next_state = idle;    end
119     loading: begin
120         Load_words = 1'b1;
121         latch      = 1'b0;
122         Add        = 1'b0;
123         shift      = 1'b0;
124         next_state = loaded;    end
125     loaded: begin //2nd load stage is needed because input data changes
126         Load_words = 1'b0; //1 cycle is needed to look at the change
127         latch      = 1'b0;
128         Add        = 1'b0;
129         shift      = 1'b0;
130         if (multiplier_LSB) next_state = add;
131         else next_state = shift;    end
132     add: begin
133         Load_words = 1'b0;
134         latch      = 1'b0;
135         Add        = 1'b1; //output changes
136         shift      = 1'b0;
137         next_state = shift;    end //shift always follows after an add
138     shift: begin
139         Load_words = 1'b0;
140         latch      = 1'b0;

```

Date: June 28, 2024

Sequential_multiplier.v


Project: Sequential_m

```

141         Add        = 1'b0;
142         shift      = 1'b1;
143         next_state = buff;    end
144     buff: begin //buffer state needed after shift because input data changes
145         Load_words = 1'b0; //1 cycle is needed to take a look at the change
146         latch      = 1'b0;
147         Add        = 1'b0;
148         shift      = 1'b0;
149         if (multiplier_LSB) next_state = add;
150         else if (zero_flag) next_state = ltch;
151         else next_state = shift;
152     end
153     ltch: begin
154         Load_words = 1'b0;
155         Add        = 1'b0;
156         shift      = 1'b0;
157         latch      = 1'b1;
158         next_state = loading;    end //cycle back to loading stage
159
160 //below is initial pseudocode
161 //if rst=1 then load_words=0, shift=add=latch=0
162 //if rst=0 and start=1 and ready=1 then load_words=1, shift=0, add=0, latch=0
163 //if rst=0 and start=1 and ready=0 then
164 //    //if multiplier_LSB=0 then load_words=0, shift=1, add=0, latch=0
165 //    //
166 //else if multiplier_LSB=1 then load_words=0, shift=0, add=1, latch=0
167 //    //
168 //else if zero_flag=1 then load_words=0, shift=0, Add=0, latch=1, ready=1 ...done
169 endcase
170 endmodule
171


```

RTL Viewer



As you can see the actual block diagram looks remarkably similar to the one that was conceptualized at the beginning of the project copied below.

Block Diagram



Testbench Verilog HDL Code

ate: June 28, 2024 Sequential_multiplier_tb.v Project: Sequential_multiplier

```


1  /*-----
2  Name Ron Kalin
3  Class: EE417 Summer 2024
4  Lesson 07 HW Question 01
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: test-bench for sequential multiplier
7  /*-----*/
8  module Sequential_multiplier_tb ();
9
10 //set the parameters wires and registers
11 parameter word_size = 4; //bit length of word inputs
12 parameter half_cycle = 5; //half cycle time of clock
13 parameter full_cycle = 10; //full cycle time of clock
14 parameter cycle_time = 160; //number of cycles before next cycle
15 /*top level module under test original declaration
16 module Sequential_multiplier (product, final_product,
17                             Ready, start,
18                             word1, word2,
19                             clk, rst);*/
20 //define outputs as wires, inputs as registers
21 wire [2*word_size-1: 0] product, final_product;
22 wire Ready;
23 wire [word_size-2:0] stateProbe2; //internal probe wire for troubleshooting
24 wire [word_size-1:0] multiplierProbe;
25 wire [2*word_size-1: 0] multiplicandProbe;
26 reg [word_size-1: 0] multiplier2;
27 reg [2*word_size-1: 0] multiplicand1;
28 reg start, clk, rst;
29 integer cycles;
30 //define the unit under test UUT
31 Sequential_multiplier UUT (product, final_product,
32                             Ready, start,
33                             multiplicand1, multiplier2,
34                             clk, rst);
35 //internal probes to track logic and troubleshoot
36 //assign stateProbe = UUT.state;
37 assign stateProbe2 = UUT.M2.state; //UUT=top module, M2 =submodule instance name, state is
38 register
39 assign multiplierProbe = UUT.M1.multiplier;
40 assign multiplicandProbe = UUT.M1.multiplicand;
41
42 //instantiate clock
43 initial
44 begin: clock_loop
45     clk = 1'b1;
46     cycles = 0;
47     forever begin
48         #half_cycle clk = ~clk;
49         cycles = cycles + 1;
50     end
51     if (cycles == cycle_time) disable clock_loop;
52 end
53 //define input words and observe the outputs
54 initial begin
55     start = 1; //start to high means start process
56     rst = 1; //reset high will set everything to zero and ready to high
57     multiplicand1 = 8'b0000_0101; //initialize both words random test values
58     multiplier2 = 4'b0101;
59     #10 rst = 0; //reset low
60     #cycle_time
61     rst = 1;
62     multiplicand1 = 8'b0000_1111; //initialize both words random test values
63     multiplier2 = 4'b1101;
64     #10 rst = 0;
65     #cycle_time //disable clock_loop;
66 //end
67     multiplier2 = 4'b0000;
68     multiplicand1 = 8'b0000_0000;
69     forever begin: input_loop
70         multiplier2 = multiplier2 + 1'b1; //increment multiplier
71         if (multiplier2 == 4'b1111) begin //if multiplier reaches max value
72             multiplier2 = 4'b0001; //reset multiplier to one
73             multiplicand1 = multiplicand1 + 1'b1; //incr multiplicand
74         end
75         if (multiplicand1 == 8'b1111_1111 && multiplier2 == 4'b1111) begin //both reach max value
76             disable input_loop; disable clock_loop; end
77         #cycle_time;
78     end
79 end
80
81 //monitor and display the output
82 initial begin
83     $monitor("multiplicand1 = %b: multiplier2 = %b: stateProbe2=%d: product=%d:
84             final_product=%d", multiplicand1, multiplier2,
85             stateProbe2, product, final_product);
86 end
87 endmodule

```

ate: June 28, 2024 Sequential_multiplier_tb.v Project: Sequential_multiplier

[illegible]

multiplcand1	multiplier2															
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
2	0	2	4	6	8	10	12	14	16	18	20	22	24	26	28	30
3	0	3	6	9	12	15	18	21	24	27	30	33	36	39	42	45
4	0	4	8	12	16	20	24	28	32	36	40	44	48	52	56	60
5	0	5	10	15	20	25	30	35	40	45	50	55	60	65	70	75
6	0	6	12	18	24	30	36	42	48	54	60	66	72	78	84	90
7	0	7	14	21	28	35	42	49	56	63	70	77	84	91	98	105
8	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120
9	0	9	18	27	36	45	54	63	72	81	90	99	108	117	126	135
10	0	10	20	30	40	50	60	70	80	90	100	110	120	130	140	150
11	0	11	22	33	44	55	66	77	88	99	110	121	132	143	154	165
12	0	12	24	36	48	60	72	84	96	108	120	132	144	156	168	180
13	0	13	26	39	52	65	78	91	104	117	130	143	156	169	182	195
14	0	14	28	42	56	70	84	98	112	126	140	154	168	182	196	210
15	0	15	30	45	60	75	90	105	120	135	150	165	180	195	210	225



When reset is low, this simulation shows that the two words, multiplicand and multiplier are multiplied together to give the result final_product.

Random samples of the final product can be correlated to the times table given above.