



```
1  /*-----*
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 4 Part 3
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: This portion takes uses a 2-to-1 MUX to select between up and down
7  counter. when the sel bit is high the upcounter output is transfered to the next stage
8  else the downcounter output is transfered to the next state
9  -----*/
10 //Step1: define the module and (port list)
11 module selectorBlock_A (output wire y,
12                         input sel,
13                         input clk,
14                         input reset,
15                         input enable);
16
17 wire [3:0] count;
18 wire [3:0] upcount;
19
20 //step 2 call the file for the code2421_downCounter
21 code2421_downCounter UDM_downCount(
22     .count(count),
23     .clk(clk),
24     .reset(reset),
25     .enable(enable)
26 );
27
28 //call the file for the code2421_upCounter
29 code2421_upCounter UDM_upCount(
30     .upcount(upcount),
31     .clk(clk),
32     .reset(reset),
33     .enable(enable)
34 );
35 //Instantiate the wire and logic gates
36 //note when sel is high we count up and when low we count down
37 //equation for output of mux  $Y = (In\_1 \& sel) \mid (In\_2 \& \sim sel)$ 
38 assign y = (upcount & sel) | (count & ~sel);
39
40 endmodule
```



```
1
2 module selectorBlock_A_TB ();
3
4     // Inputs
5     reg sel;
6     reg clk;
7     reg reset;
8     reg enable;
9
10    //declare internal probes as wire
11    wire [3:0] count;
12    wire [3:0] upcount;
13
14    // Outputs
15    wire y;
16
17    // Instantiate the selectorBlock_A module
18    selectorBlock_A uut (
19        .y(y),
20        .sel(sel),
21        .clk(clk),
22        .reset(reset),
23        .enable(enable)
24    );
25
26    //assign internal probe to count and upcount
27    assign count = uut.count;
28    assign upcount = uut.upcount;
29
30    //step4 Initialize clock
31    initial
32    begin
33        clk = 0;
34        forever #5 clk = ~clk; // 10ns period
35    end
36
37    //step5 initialize the sel bit for the test purpose
38    initial
39    begin
40        sel = 0;
41        forever #15 sel = ~sel; // 30ns period
42    end
43    // Initialize signals
44    initial
45    begin
46        clk = 0;
47        reset = 0;
48        enable = 1; // Enable the counter
49
50        // Apply reset
51        #10 reset = 1;
52        #10 reset = 0;
53
54        // simulate some clock cycles
55        #50;
56
57        // Display output y
58        $display("y = %b", y);
59    end
60
61 endmodule
62
```



Transcript

```
view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# y = 1
```