```
2
            Lamin Jammeh
    Name:
 3
             CE6325 Fall_2024
    CLass:
 4
    Project: 1
 5
    Project Description: this is a Finite Impulse Response (FIR) filter design using Verilog HDL
6
    The design follows the concepts below
7
     **The filter order is selected and parameterized so the design can be scaled in the fututre
8
     **The filter cooefficents are pre-determined
9
     **Data_in samples will be provided in the testbench to determine the filter behavior
10
     **The Data_in sample is Multiplied and accumalated through the diffrent filter stages/taps
     **The Data_out word_size = word_in + coeff_size + [log2[N]] where N= # of taps in the filte
11
12
13
                                                                                    //filter
14
    module FIR_Filter_Project1 #(parameter order = 5,
    order [pre-determined]
15
                                  parameter word_size_in = 4,
                                                                                    //size of
    data_in [pre-determined]
16
                                  parameter word_size_out = 16) //word_size = word_in +
    coeff_size + [log2[N]] N=4, & coeff=word_in
17
18
                                //declare inputs and outputs
19
20
                                output
                                         [word_size_out - 1:0]
                                                                  Data_out,
21
                                         [word_size_in - 1:0]
                                input
                                                                  Data_in,
22
                                input
                                                                  clock, reset
23
                                );
24
25
              [word_size_in -1:0]
                                      Samples[order-1:0];
                                                              //temp storage for input samples
     (x(n))
26
              [word_size_out -1:0] acc;
                                                    //temp storage for output data
     reg
27
    integer k;
28
29
     //Filter Coefficients
30
     parameter b0 = 4'd7;
     parameter b1 = 4'd8;
31
32
     parameter b2 = 4'd9;
     parameter b3 = 4'd12;
33
34
    parameter b4 = 4'd4;
35
36
     //define the formula for the output
37
    assign Data_out = acc;
38
39
    always @(posedge clock)
     begin
40
41
        if (reset == 1)
42
        //when reset is high and clock is rising samples[k] = 0 regardless of k value
43
           begin
44
              for (k = 0; k < order; k = k+1)
45
              beain
46
                 samples[k] \ll 0;
47
                 acc
                          <= 0;
48
              end
49
           end
50
           else
51
           //when reset is low and clock is rising compute Samples with data_in to get Data_out
52
53
                 Samples[0] <= Data_in;
                                                        //@ k=0 Samples[0] <= Data_in
                 for (k = 1; k < order; k = k + 1)
54
                                                          // from k=1 to k=order Samples[k]
     \leq=Samples[k-1]
55
                 begin
56
                    Samples[k] <= Samples[k - 1];</pre>
                                                          //Data_in will go throught all the
     filter coefficeints
57
                             b0*Data_in
                    acc <=
58
                         + b1*Samples[0]
59
                         + b2*Samples[1]
60
                         + b3*Samples[2]
                         + b4*Samples[3];
61
62
                 end
63
              end
```

FIR_Filter_Project1.v

Project: FIR_Filter_Project1

64 end 65 endmodule