

```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 09 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: This module is Differentiator, it finds the difference between
7  adjacent sample
8  -----*/
9
10 module Differentiator #(parameter word_size = 8)
11     (
12         output [word_size-1:0] Data_out,
13         input  [word_size-1:0] Data_in,
14         input                hold, clock, reset
15     );
16
17 // Internal registers and wires
18 reg [word_size-1:0] buffer; // Internal register for buffer
19
20 // Assign the formula for Data_out
21 assign Data_out = Data_in - buffer;
22
23 always @(posedge clock)
24     begin
25         if (reset)
26
27             /*-----
28             @ high reset the following will occur
29             ** buffer goes to zero
30             ** Data_in will keep its value since it is an external input but the buffer will
31             remain zero
32             ** Data_out will still be [Data_in - buffer] but since buffer is zero therefore
33             Data_out will be Data_in
34             ** This Means that no filtering is occurring at high reset
35             -----*/
36
37             buffer <= 0; // when reset is high, and clock is rising, buffer <= 0
38         else if (hold)
39             /*-----
40             @ low rest and hold = 1 the following will happen
41             **buffer keeps it current value
42             ** Data_in is not transfered to buffer
43             ** Data_out is still equal to [Data_in - buffer] but
44             ** therefore @ hold = 1 the buffer is not updated
45             -----*/
46             buffer <= buffer; // when hold is high, reset is low, and clock is rising, buffer
47             remains unchanged
48         else
49             /*-----
50             @ hold = 0 and reset = 0 the following will occur
51             ** buffer will store the previous Data_in value
52             ** Data_out will be (Data_in - buffer)
53             ** therefore the buffer is update when hold is low and reset is low
54             -----*/
55             buffer <= Data_in; // when hold is low, reset is low, and clock is rising, buffer
56             <= Data_in
57         end
58     endmodule

```