```
/*EE417 Lesson 5 A1 -Manchester code to PAM4 code converter
 2
     Name: Ron Kalin, Date: 6/11/24
 3
     Group: Kalin, Jammeh
     PAM4 combines two NRZ bits, which means 4 Manchester bits.
 5
     Manchester 0101 = 00 \text{ NRZ} = 0 \text{ PAM4}
 6
     Manchester 0110 = 01 \text{ NRZ} = 1 \text{ PAM4}
7
     Manchester 1001 = 10 \text{ NRZ} = 2 \text{ PAM4}
     Manchester 1010 = 11 \text{ NRZ} = 3 \text{ PAM4}
8
9
10
     /*module manchester_to_pam4 ( //mealy, top level module
         input wire clk, // Clock for sampling input wire rst, // Reset
11
12
13
         input wire manchester_in, // Manchester-encoded serial input
output reg [2:0] pam4_out // 3-bit PAM4 output
14
15
     );
16
         reg [1:0] state; // State machine for decoding
17
         always @(posedge clk or posedge rst) begin
18
              if (rst) begin
19
                  state <= 2'b00; // Initial state
20
                  pam4_out <= 3'b000; // Reset output</pre>
21
              end else begin
22
                  case (state)
                       2'b00: begin // Waiting for rising edge
23
24
                           if (manchester_in) state <= 2'b01;
25
26
                       2'b01: begin // Rising edge detected
                            state <= 2'b10;
27
28
                       end
29
                       2'b10: begin // Falling edge detected
    state <= 2'b00;</pre>
30
31
                           // Map Manchester data to PAM4 levels
32
                           case (manchester_in)
33
                                1'b0: pam4_out <= 3'b001; // -1
34
                                1'b1: pam4_out <= 3'b010; // 0
35
                           endcase
36
                       end
37
                  endcase
38
              end
39
         end
40
     endmodule
41
42
43
     module manchester_to_PAM_mealy_assign_glitchy(
44
             output PAM_out,
45
             input manchester_in, input clock, input reset);
46
     //this module will show glitchy mealy FSM conversion from manchester to PAM
47
          [2:0] state; //number of state bits required = number of states in state diagram
48
49
     wire [2:0] next_state;// ex: 5 to 8 states = 3 bits
50
51
     //parameter Sx = 2'b00; //waiting for new manchester input
     //parameter S0 = 2'b01;
52
                                //manchester 0 is being converted to 01
     //parameter S1 = 2'b10; //manchester 1 is being converted to 10
53
54
55
     parameter SO
                       = 4'b0000; //waiting for new manchester input
     parameter S00
                       = 4'b0000;
56
     parameter S01
                       = 4'b0001
57
                      = 4'b0001;
     parameter S001
58
     parameter S010
                      = 4'b0010;
59
     parameter S0010 = 4'b0010;
60
61
     parameter S0011 = 4'b0011;
     parameter S0100 = 4'b0100;
62
63
     parameter S0101 = 4'b0101;
64
65
     parameter S1
                       = 4'b0000; //waiting for new manchester input
                       = 4'b0000;
66
     parameter S10
                      = 4'b0001;
67
     parameter S11
     parameter $101 = 4'b0010;
68
     parameter S110 = 4'b0010;
69
```

```
70
      parameter S1010 = 4'b0011;
      parameter $1011 = 4'b0100;
 71
 72
      parameter S1100 = 4'b1100;
 73
      parameter S1101 = 4'b1101;
 74
 75
      parameter S2
                      = 4'b0010; //waiting for new manchester input
 76
      parameter S20
                      = 4'b0010:
                      = 4'b0011;
 77
      parameter S21
 78
      parameter S201 = 4'b0101;
      parameter S210 = 4'b0110;
 79
      parameter S2010 = 4'b1010;
 80
      parameter S2011 = 4'b1011;
 81
      parameter S2100 = 4'b1100;
 82
 83
      parameter S2101 = 4'b1101;
 84
 85
      parameter S3
                      = 4'b0011; //waiting for new manchester input
 86
      parameter S30
                      = 4'b0011:
                      = 4'b0011;
 87
      parameter S31
      parameter s301 = 4'b0101
 88
 89
      parameter S310 = 4'b0110;
 90
      parameter $3010 = 4'b1010;
 91
      parameter S3011 = 4'b1011;
 92
      parameter $3100 = 4'b1100;
 93
      parameter $3101 = 4'b1101;
 94
 95
      // Sequential logic updating the state
 96
 97
      always @ (posedge clock or posedge reset)
 98
        if (reset) state <= S0;
 99
        else state <= next_state;
100
101
      // Combinational logice to find next_state and PAM_out
102
103
      assign next_state [0] = manchester_in | (~state[1] & ~ state[0]);
104
      assign next_state [1] = ~state[1] & manchester_in;
      assign PAM_out = ~state[0] | (manchester_in & state[1]);
105
106
107
108
      endmodule
109
110
111
      module manchester_to_PAM_Mealy_case_glitchy(PAM_out,
112
                                                   manchester_in,
113
                                                   clock, reset);
114
      output PAM_out;
115
      input manchester_in, clock, reset;
116
117
      reg [2:0] state, next_state; //number of state bits required = number of states in state
      diagram
      reg PAM_out:
                                     // ex: 5 to 8 states = 3 bits, 9 to 16 states=4bits
118
119
        //to assign it values within always block
120
121
      parameter Sx = 2'b01;
                             //waiting for new manchester input
122
      parameter S0 = 2'b01;
                             //manchester 0 is being converter to 01
      parameter S1 = 2'b11;
                             //manchester 1 is being converter to 10
123
124
125
      // Sequential logic updating the state
126
127
      always @ (posedge clock or posedge reset) //asynchronous reset
128
        if (reset) state <= Sx;
129
        else state <= next_state;
130
131
      // Combinational logic to find next_state and PAM_out
132
133
      always @ * //if state or manchester_in change
134
        case (state)
135
          Sx : if(manchester_in) begin
136
                                  next_state = S1;
137
                                 PAM_out = 3'b001; end
```

```
138
                   else
                                   begin
139
                                   next_state = S0;
140
                                   PAM_out = 3'b000; end
141
142
          s0:
                   begin
                                   next_state = Sx; //machnester_in has to be 0
143
                                   PAM_out = 3'b001; end
144
145
          s1 :
                   begin
                                   next_state = Sx; //machnester_in has to be 1
146
                                   PAM_out = 3'b000; end
147
148
      default:
                   begin
                                   next_state = Sx; //default case
149
                                   PAM_out = 3'b000; end
150
        endcase
151
152
      endmodule
153
154
155
      module manchester_to_PAM_Mealy_assign_nonglitchy (PAM_out,
156
                                                            manchester_in,
157
                                                           clock, reset);
158
      output reg PAM_out;
159
      input manchester_in, clock, reset;
160
161
      reg [2:0] state; //the use of register assures no glitches
162
      wire [2:0] next_state;
163
      wire
                  next_out;
164
165
      parameter Sx = 2'b01; //waiting for new manchester input
166
      parameter S0 = 2'b00; // manchester 0 is being converted to 01
      parameter S1 = 2'b00; // manchester 1 is being converted to 10
167
168
169
      // sequential logic updating the state
170
171
      always @ (posedge clock or posedge reset) //asynchronous reset
172
        if (reset) begin state <= Sx;</pre>
                           PAM_out <= 3'b000; end
173
174
        else
                    begin state <= next_state;
175
                          PAM_out <= next_out; end
176
177
      // combinational logic to find next_state and PAM_out
178
179
      assign next_state[0] = manchester_in | (~state[1] & ~state[0]);
180
      assign next_state[1] = ~state[1] & manchester_in;
181
      assign next_out = ~next_state[0] | (manchester_in & ~next_state[1]);
182
183
      endmodule
184
185
186
      module manchester_to_PAM_Mealy_case_nonglitchy (PAM_out,
187
                                                          manchester_in,
188
                                                         clock, reset);
189
      output PAM_out;
190
      input manchester_in, clock, reset;
191
192
      reg [2:0] state, next_state;
193
                 next_out, PAM_out; // assign values within always block
194
195
      parameter Sx = 2'b01; //waiting for new manchester input
      parameter SO = 2'b00; // manchester 0 is being converted to 01 parameter SI = 2'b00; // manchester 1 is being converted to 10
196
197
198
199
      // Sequential logic updating the state
200
      always @ (posedge clock or posedge reset) //asynchronous reset
201
        if (reset) begin state <= Sx;</pre>
                          PAM_out <= 1'b0; end
202
203
        else begin state <= next_state;</pre>
204
                    PAM_out <= next_out; end
205
206
      // Combinational logice to find next_state and PAM_out
```

```
207
      always @ * //if state or manchester_in change
208
        case (state)
209
          Sx : if(manchester_in) begin
210
                                   next_state = S1;
211
                                   PAM_out = 3'b001; end
212
                   else
                                   begin
213
                                   next_state = S0;
214
                                   PAM_out = 3'b000; end
215
                                    next_state = Sx; //machnester_in has to be 0
216
           s0 :
                   begin
                                    next_out = 3'b001; end
217
218
219
                                    next_state = Sx; //machnester_in has to be 1
           s1 :
                   begin
                                    next_out = 3'b000; end
220
221
      default:
222
                   begin
                                    next_state = Sx; //default case
                                    next_out = 3'b000; end
223
224
        endcase
225
      endmodule*/
226
227
228
229
      //ee417 lesson 5 Assignment 1 L5A1
230
      // Name: Ron Kalin, Date: 06-13-24 Group: Kalin/Jammeh
231
      // Design: manchester to PAM4 converter using
      // manchester to NRZ converter then NRZ to PAM4 converter
232
233
      //mealy, top level module, output PAM_out, input clock, reset, manchester_in
234
      module manchester_to_pam4 (
          output[1:0] PAM_out, // 2-bit PAM4 output
input clk, // Clock for sampling
235
236
          input rst, // Reset
237
238
          input manchester_in); // Manchester-encoded 1bit serial input
239
240
      //define internal wires
241
      wire NRZ_out;
242
243
      //instantiate submodules
244
       manchester_to_NRZ_Mealy_case_nonglitchyM1 (NRZ_out, manchester_in, clk, rst);
245
       NRZ_to_PAM_Mealy_case_nonglitchy M2 (PAM_out, NRZ_out, clk, rst);
246
247
      endmodule
248
249
      //convert manchester to ZRZ
250
      module manchester_to_NRZ_Mealy_case_nonglitchy (NRZ_out,
251
                                                          manchester_in,
252
                                                          clock, reset);
253
      output NRZ_out;
254
      input manchester_in, clock, reset;
255
256
      reg [1:0] state, next_state; // 3 total states from state diagram = 2 bits
257
                 next_out, NRZ_out; // assign values within always block
258
259
      parameter Sx = 2'b00; // waiting for new manchester input
      parameter SO = 2'b01; // manchester 01 is being converted to NRZ 0 parameter SI = 2'b10; // manchester 10 is being converted to NRZ 1
260
261
262
263
      // Sequential logic updating the state
264
      always @ (posedge clock or posedge reset) //asynchronous reset
265
        if (reset) begin state <= Sx;</pre>
                          NRZ_out <= 1'b0; end
266
        else begin state <= next_state;</pre>
267
268
                    NRZ_out <= next_out; end
269
270
      // Combinational logic to find next_state and NRZ_out
271
      always @ * //if state or manchester_in change
272
        case (state)
273
          Sx : if(manchester_in) begin
274
                                   next_state = S1;
275
                                   next\_out = 1'b1; end
```

 $next_out = 2'b01; end$

343

```
Date: June 15, 2024
 344
 345
             $1 : if(NRZ_in) begin
 346
                                 next_state = $11;
 347
                                 next_out = 2'b11; end
 348
                  else
                              begin
 349
                                 next_state = $10;
                                 next_out = 2'b10; end
 350
 351
 352
             $10: if(NRZ_in) begin
 353
                                 next_state = S1;
 354
                                 next_out = 2'b10; end
 355
                  else
                              begin
 356
                                 next_state = s0;
                                 next\_out = 2'b10'; end
 357
 358
 359
             S11: if(NRZ_in) begin
 360
                                 next_state = S1;
                                 next_out = 2'b11; end
 361
 362
                  else
                              begin
 363
                                 next_state = s0;
 364
                                 next_out = 2'b11; end
 365
         default:
 366
                              begin
                                 next_state = S00; //default case
 367
                                 next_out = 2'b00; end
 368
          endcase
 369
 370
        endmodule
 371
 372
 373
 374
```