```
/*-----
     Name Ron Kalin
 3
     CLass: EE417 Summer 2024
 4
     Lesson 07 HW Question 01
 5
     Group: Ron Kalin/ Lamin Jammeh
 6
     Project Description: test-bench for sequential multiplier
7
8
     module Sequential_multiplier_tb ();
9
10
     //set the parameters wires and registers
                word_size = 4; //bit length of word inputs
half_cycle = 5; //half cycle time of clock
11
     parameter
12
     parameter
13
                    full_cycle = 10;//full cycle time of clock
     parameter
                    cycle_time = 160;//number of cycles before next cycle
14
     parameter
15
     /*top level module under test original declaration
16
     module Sequential_multiplier (product, final_product,
17
                                   Ready, start,
18
                                   word1, word2,
19
                                    clk, rst);*/
20
     //define outputs as wires, inputs as registers
     wire [2*word_size-1: 0] product, final_product;
21
22
                             Ready;
     wire
                             stateProbe2; //internal probe wire for troubleshooting
23
     wire [word_size-2:0]
24
     wire [word_size-1:0]
                             multiplierProbe;
     wire [2*word_size-1: 0] multiplicandProbe;
25
     reg [word_size -1: 0] multiplier2;
26
     reg [2*word_size-1: 0] multiplicand1;
27
28
                             start, clk, rst;
     reg
29
     integer cycles;
30
     //define the unit under test UUT
31
     Sequential_multiplier UUT (product, final_product,
32
                                 Ready, start,
33
                                multiplicand1, multiplier2,
34
                                 clk, rst);
     //internal probes to track logic and troubleshoot
35
36
     //assign stateProbe = UUT.state;
37
     assign stateProbe2 = UUT.M2.state; //UUT=top module, M2 =submodule instance name, state is
     register
38
     assign multiplierProbe = UUT.M1.multiplier;
39
     assign multiplicandProbe = UUT.M1.multiplicand;
40
     //instantiate clock
41
42
     initial
43
         begin: clock_loop
44
           clk = 1'b1;
45
           cycles = 0;
           forever begin
46
47
              #half_cycle
                           clk = \sim clk;
48
              cycles = cycles + 1;
49
           end
50
           if (cycles == cycle_time) disable clock_loop;
51
52
53
     //define input words and observe the outputs
54
     initial begin
55
       start = 1; //start to high means start process
                   //reset high will set everything to zero and ready to high
56
57
       multiplicand1 = 8'b0000_0101; //initialize both words random test values
58
       multiplier2 = 4'b0101;
       #10 rst = 0;//reset low
59
60
       #cycle_time
61
       rst = 1
62
       multiplicand1 = 8'b0000_1111; //initialize both words random test values
63
                     = 4'b1101;
       multiplier2
       #10 rst = 0;
64
65
       #cycle_time //disable clock_loop;
66
     //end
       multiplier2 = 4'b0000;
67
68
       multiplicand1 = 8'b0000_0000;
       forever begin: input_loop
69
```

```
70
        multiplier2 = multiplier2 + 1'b1; //increment multiplier
        if (multiplier2 == 4'b1111) begin
                                                //if multiplier reaches max value
71
72
            multiplier2 = 4'b0001;
                                                  //reset multiplier to one
73
            multiplicand1 = multiplicand1 + 1'b1;//incr multiplicand
74
        end
75
        if (multiplicand1 == 8'b1111_1111 && multiplier2 == 4'b1111) begin //both reach max value
           disable input_loop; disable clock_loop; end
76
77
        #cycle_time;
78
       end
     end
79
80
81
     ///monitor and display the output
82
     initial begin
83
     $monitor("multiplicand1 = %b: multiplier2 = %b: stateProbe2=%d: product=%d:
     final_product=%d:",multiplicand1, multiplier2,
        stateProbe2,product, final_product);
84
85
        end
86
     endmodule
```