


# Finite State machine glitches

## ① Glitches in Mealy machines

(The alignment of the output with the changes in the input signal)




### \* Advantages

- \* No delay
- \* less # of states

### \* Disadvantages

- \* may have glitches
- \* Output pulses are less than one complete clock cycle.

# Moore Machine



output glitches ?

" due to difference in propagation delay times "



reg [1:0] state

$S_1$  has a shorter path (less propagation delay) than  $S_0$

present state →  
next state →

	$S_1$	$S_0$	$z$
present state	0	1	0
next state	1	0	0




Advantages :

- \* The output pulse width = one clock cycle. It gets updated with the present state

Disadvantages : \* More states  
\* more delay.

# Glitch free Moore machine



- ⊗ output must be a register
- ⊗ It will be included in the sequential logic always @ (posedge clock) block
- $z \leftarrow (\text{switching fn})$

Next\_output depends on Next\_state bits

