```
Lamin Jammeh
    Name:
3
    CLass: CE6325 Fall_2024
4
    Project: 1
5
    Project Description: Teestbench for Project1
6
    **creeate a clock signal
7
    **Initialize all the input signals
8
    **apply some Sample Data_in as [6325] in 10 time unit intervals
9
    **apply reset to test the reset signal
    **apply anothe set of sample Data_in as [2024] in 10 time unit intervals
10
    **monitor the signals and end the test
11
12
13
      -----*/
14
15
    module FIR_Filter_Project1_tb;
16
17
    parameter order = 4;
18
    parameter word_size_in = 4;
    parameter word_size_out = 2 * word_size_in + 1;
19
20
21
    //declare ports for the design
22
    wire
            [word_size_out -1:0]
                                    Data_out;
23
    req
            [word_size_in -1:0]
                                     Data_in;
24
                                    clock, reset;
25
26
    //declare the unit under test UUT
27
    FIR_Filter_Project1 #(order, word_size_in, word_size_out) UUT(.Data_out(Data_out),
28
                                                                  .Data_in(Data_in),
29
                                                                  .clock(clock),
30
                                                                  .reset(reset)
31
32
33
    // Instantiate the clock signal
34
    initial
35
       begin
36
          clock = 0;
          forever #5 clock = ~clock;
37
38
       end
39
40
    //Instantiate the diiferent test scenarios to validate the design
41
    //*****Scenario 1 initialize all input signals
42
    initial
43
       begin
44
          reset = 1;
45
          Data_in =0;
46
47
                reset = 0; //wait for 10 timing units for the inital signals to go through
48
    //Scenario 2 apply some Data_in samples and observe the outputs use [6 3 2 5] @ 100 time
49
    unit intervals
50
          #100 Data_in = 4'd6;
                                        //make sure time is long enough for Data_in to mkae it
    to the last filter COefficient
51
          #100 Data_in = 4'd3;
52
          #100 Data_in = 4'd2;
53
          #100 Data_in = 4'd5;
54
55
    //Scenario 3 test the reset signal to validate the behavior
                                  //Sample registers should be cleared
56
          #10
                reset = 1;
57
          #10
                                  //Sample register will accept Data_in
                reset = 0;
58
    //Scenario 4 apple more samples to make sure the design works after reset
#100 Data_in = 4'd2;
59
60
61
          #100 Data_in = 4'd0;
62
          #100 Data_in = 4'd2;
63
          #100 Data_in = 4'd4;
64
65
    //stop the test
66
          #100 $stop;
67
       end
```