```
/*-----
     Name Lamin Jammeh
 3
     CLass: EE417 Summer 2024
     Lesson 08 HW Question 2
     Group: Ron Kalin/ Lamin Jammeh
     Project Description: TestBench for teh UART_RX
7
8
9
     module UART_Rx_tb ();
10
11
     //define the registers and wires
12
           Serial_in, read_not_ready_in, Sample_clk, rst_b;
13
     wire
          [7:0]
                  Rx_datareg;
     wire read_not_ready_out;
14
15
     wire Error1, Error2;
16
17
     //add wires to monitor the inputs and outputs on the submodules
18
                  Ser_in_0;
     wire
19
                  clr_Sample_counter;
     wire
20
                  inc_Sample_counter;
     wire
21
                  clr_Bit_counter;
     wire
22
                  inc_Bit_counter;
     wire
23
     wire [7:0] Rx_shftreg;
24
     wire [3:0]
                 Sample_counter;
25
     wire [4:0] Bit_counter;
26
                  SC_eq_3;
     wire
27
                  sc_1t_7;
     wire
     wire [1:0] state;
28
29
     wire
                  shift;
30
     wire
                  load;
31
     wire
                  BC_eq_8;
32
     //define the unit under test UUT
33
     UART_Rx #(8, 4) UUT (
34
35
                            .Rx_datareg(Rx_datareg),
36
                            .read_not_ready_out(read_not_ready_out),
37
                            .Error1(Error1),
38
                            .Error2(Error2),
39
                            .Serial_in(Serial_in),
40
                            .read_not_ready_in(read_not_ready_in),
41
                            .Sample_clk(Sample_clk),
42
43
                            .rst_b(rst_b)
44
                            );
45
46
     //assign internal probe monitor
47
     assign Ser_in_0
                                  = UUT.M1.Ser_in_0;
48
     assign clr_Sample_counter = UUT.M1.clr_Sample_counter;
     - OUI.MI.inc_Sample_counter
assign inc_Bit_counter
assign Rx_shftreg
assign Sample_counter

- OUI.MI.inc_Sample_counter;
= UUT.M1.inc_Bit_counter;
= UUT.M1.Rx shftreg:
49
     assign inc_Sample_counter = UUT.M1.inc_Sample_counter;
50
51
52
53
54
     assign Bit_counter
                                  = UUT.M1.Bit_counter;
55
     assign SC_eq_3
                                  = UUT.M0.SC_eq_3;
     assign SC_lt_7
                                   = UUT.MO.SC_1t_7;
56
57
     assign state
                                   = UUT.MO.state;
58
     assign shift
                                   = UUT.MO.shift;
59
     assign load
                                   = UUT.M0.load;
60
     assign BC_eq_8
                                   = UUT.M0.BC_eq_8;
61
62
     //clock cycle
63
     always
64
        begin
65
           Sample_clk = 0;
66
           forever #5 Sample_clk = ~Sample_clk;
67
        end
68
     //initialie reset and run enough clk cycle to get all desired counts
69
```

133

```
70
      initial
 71
         begin
 72
            // Initialize Inputs
 73
          Serial_in = 0;
 74
          read_not_ready_in = 0;
 75
          sample_clk = 0;
 76
          rst_b = 0;
 77
 78
          // Apply reset
 79
          rst_b = 1;
 80
          #10;
          rst_b = 0;
 81
 82
          #10;
 83
          rst_b = 1;
 84
          // Test Case 1: Transmit a byte (e.g., 8'b10101010)
 85
 86
          Serial_in = 1; // Start bit
 87
          #100;
 88
 89
          Serial_in = 1; // Bit 0
 90
          #100;
 91
 92
          Serial_in = 0; // Bit 1
 93
          #100;
 94
 95
          Serial_in = 1; // Bit 2
 96
          #100;
 97
 98
          Serial_in = 0; // Bit 3
 99
          #100;
100
101
          Serial_in = 1; // Bit 4
102
          #100;
103
104
          Serial_in = 0; // Bit 5
105
          #100;
106
107
          Serial_in = 1; // Bit 6
108
          #100;
109
110
          Serial_in = 0; // Bit 7
111
          #100;
112
113
          Serial_in = 1; // Stop bit
          #100;
114
115
116
117
           // Force load signal to load the data
118
          force UUT.MO.load = 1;
119
          #100;
120
          force UUT.MO.load = 0;
121
          //relese load signal
122
          release UUT.MO.load;
          // Wait for a few cycles
#500;
123
124
125
          #100;
126
          $stop;
127
            begin
128
                $monitor ($time ,, "Serial_in = %h Rx_datareg = %h", Serial_in, Rx_datareg);
129
130
         end
131
      endmodule
132
```