```
1
2
    Name Lamin Jammeh
    CLass: EE417 Summer 2024
3
    Lesson 10 HW Question 3
    Group: Ron Kalin/ Lamin Jammeh
6
    Project Description: testbench
7
    ----*/
8
9
    module FIR_Pipeline_MAC_tb ();
10
11
    //define the parameter sets for the design
    12
                                                 //maximum sample value is 63
13
    14
15
16
17
    //define the wires and registers for the test bench
18
19
    wire [word_size_out -1:0] FIR_out_pipeline;
20
21
    req
             [Sample_size -1:0]
                                   Sample_in:
22
    reg
                              clock, reset;
23
24
    //define the unit under test UUT
25
                         (FIR_out_pipeline, Sample_in, clock, reset);
    FIR_Pipeline_MAC UUT
26
27
    //instantiate the clock signal
28
    initial
29
       begin
30
          clock = 0;
                     #5 clock = ~clock;
31
          forever
32
       end
33
    //instantiate and toggle the reset signal
34
35
    initial
36
       begin
37
          reset = 1:
38
          #40 reset = 0;
39
40
41
    //aplly different input Sample and observe the outputs
42
    initial
43
       begin
44
          Sample_in = 0;
45
          #100 Sample_in = 1;
                                   //impulse response
               Sample_in = 0;
46
          #10
47
          #100 Sample_in = 10;
                                   //same input over 5 clock cycles
         #50
48
               Sample_in = 0;
49
          #100 Sample_in = 1;
50
         #10
               Sample_in = 2;
         #10
               Sample_in = 8;
51
52
          #10
               Sample_in = 2;
53
          #10
               Sample_in = 1;
54
          #10
               Sample_in = 0;
55
          #100 Sample_in = 63;
          #100 Sample_in = 0;
56
57
58
          #100;
59
          $stop;
60
       end
61
    endmodule
```