

```
/*-----
1
2
   Name Lamin Jammeh
3
   CLass: EE417 Summer 2024
   Lesson 04 HW Question 5 Q2 Part1
5
   Group: Ron Kalin/ Lamin Jammeh
6
   Project Description: the portion takes in PAM4_in with 2 bits input and 4 different
7
   levels and converts it to NRZ
8
9
10
   module PAM4_to_NRZ (
11
                     NRZ_out,
12
                     PAM4_in,
13
                     clk,
14
                     reset
15
                     );
16
    //assigen the inputs and putputs as registers and wires
   17
18
19
   output reg NRZ_out;
20
21
    //4 different PAM4_in levels
    reg [1:0] PAM4_in_level;
22
23
24
    //diffrent PAM4_in states
25
    parameter S0 = 2'b00;
    parameter S1 = 2'b01;
26
    parameter S2 = 2'b10;
27
    parameter S3 = 2'b11;
28
29
30
    //sequential logic updating the state
31
    always @ (posedge clk or posedge reset)
                                     //asynchronous reset
32
      if (reset) PAM4_in_level <= $0;</pre>
33
              PAM4_in_level <= PAM4_in;</pre>
      else
34
    35
36
37
                 NRZ_out = 1'b0;
38
              S0:
                  NRZ_out = 1'b1;
39
             S1:
                 NRZ\_out = 1'b0;
40
             S2:
                 NRZ_out = 1'b1;
41
             S3:
42
          endcase
43
       end
44
```



```
1
     Name Lamin Jammeh
 2
 3
     CLass: EE417 Summer 2024
     Lesson 04 HW Question 5 Q2 Part1
 5
     Group: Ron Kalin/ Lamin Jammeh
 6
     Project Description: test bench for part1
                                            .
-----*/
7
8
9
     module PAM4_to_NRZ_TB ();
10
11
     //define the registers and wires
12
     reg clk, reset;
reg [1:0] PAM4_in;
13
14
     wire NRZ_out;
15
16
     //define the unit under test UUT
17
     PAM4_to_NRZ UUT (
18
                       .NRZ_out(NRZ_out),
19
                       .PAM4_in(PAM4_in),
20
                       .clk(clk),
21
                       .reset(reset)
22
                       );
23
24
     //instantiate the clk signal
25
     initial
26
        begin
27
           clk = 1'b0;
           forever #5 clk = ~clk; //10ns clk period
28
29
30
     //instantiate the reset signal
31
32
     initial
33
        begin
34
                reset = 1'b0;
                                     //togel the reset signal on
                PAM4_in = 2^ib00;
35
36
           #100 \text{ reset} = 1'b1;
                                    //toggle the reset signal off
37
        end
38
     //instantiate all the posibble states for PAM4_in with time intervals
39
40
     initial
        begin
41
           PAM4_in = 2'b00; #15;
42
           PAM4_in = 2'b01; #15;
43
           PAM4_in = 2'b10; #15;
44
45
           PAM4_in = 2'b11; #15;
46
47
           $stop;
48
        end
49
50
     //display the results
51
     initial begin
       $display("PAM4_in-----Binary/NRZ_out");
$monitor("%b %b ",PAM4_in, NRZ_out);
52
53
54
      end
55
     endmodule
56
```




# Output Table

#	PAM4	inBinary/NRZ_out
#	00	x
#	00	0
#	01	1
#	10	1
#	10	0
#	11	1

## PAM4 to NRZ Summary

- This portion of the design takes in PAM4 data and converts it to NRZ data.
- The PAM4 has four levels of input S0, S1, S2, and S3 corresponding to [00,01,10,11]

```
1
     module NRZ_to_Manchester (Manchester_out,
 2
                                NRZ_in,
3
                                clk,
 4
5
                                reset
                                );
 6
7
     output Manchester_out;
8
     input wire NRZ_in, clk, reset;
9
10
     reg [1:0] state, next_state;
11
                                              //to assign values within always block
     reg
             next_out, Manchester_out;
12
13
     parameter Sx = 2'b01;
                                    //waiting for new NRZ input
     parameter S0 = 2'b00;
                                    //An NRZ 0 is being converted to 01
14
                                    //An NRZ 1 is being converted to 10
     parameter S1 = 2'b11;
15
16
17
     //sequential logic updating the state
18
     always @ (posedge clk or posedge reset)
                                                    //asynchronous reset
19
        if (reset) begin state <= Sx;</pre>
20
                    Manchester_out <= 1'b0;
21
                 end
22
        else
                    begin state <= next_state;</pre>
23
                     Manchester_out <= next_out;</pre>
24
                  end
25
26
     //combinational logic to find the next_state and the Manchester_out
                           //if the state or the NRZ_in change
27
     always @ *
28
        case (state)
29
           Sx: if (NRZ_in) begin
30
                           next_state = S1;
31
                           next_out = 1'b1;
32
                        end
33
              else
                        begin
34
                           next_state = s0;
                           next_out = 1'b0;
35
36
                        end
37
           SO: if (NRZ_in) begin
38
                           next_state = Sx;
                                                    //NRZ_in has to be 0
39
                           next_out = 1'b1;
40
                        end
41
           S1: if (NRZ_in) begin
                                                    //NRZ_in has to be 1
42
                           next_state = Sx;
43
                           next_out = 1'b0;
44
                        end
45
                   default:
                            begin
46
                           next_state = Sx;
47
                           next_out = 1'b0;
48
49
        endcase
```



40

41 42

43

44 45

46

47

```
module NRZ_to_Manchester_TB ();
//define the registers and wires
reg clk, reset;
reg NRZ_in;
wire Manchester_out;
//define the unit under test UUT
NRZ_to_Manchester UUT (
                        .Manchester_out(Manchester_out),
                        .NRZ_in(NRZ_in),
.clk(clk),
                        .reset(reset)
                       );
//instantiate the clk signal
initial
   begin
      clk = 1'b0;
      forever #5 clk = ~clk;
                                  //10ns clk period
   end
//instantiate the reset signal
initial
   begin
                                //togel the reset signal on
           reset = 1'b0;
           NRZ_{in} = 2'b01;
      #100 \text{ reset} = 1'b1;
                               //toggle the reset signal off
   end
//instantiate all the posibble states for PAM4 with time intervals
initial
   begin
      NRZ_{in} = 2'b01; #15;
      NRZ_{in} = 2'b00; #15;
      NRZ_{in} = 2'b11; #15;
      $stop;
   end
//display the results
initial begin
  $display("NRZ_in-----Manchester_out");
  $monitor("%b %b ",NRZ_in, Manchester_out);
 end
```

Wave File Edit View Add Format Tools Bookmarks Window Help Wave - Default ==== QQQBB ▼ 魚色 歩 **&** (dk\_input) /NRZ\_to\_Manchester\_TB/dk 1'h0 (reset\_input) /NRZ\_to\_Manchester\_TB/reset NRZ\_input (NRZ\_input) /NRZ\_to\_Manchester\_TB/NRZ\_in 1'b1 ■→ Manchester\_output (Manchester\_output) /NRZ\_to\_Manchester\_TB/Manch... 1'h1

16 ps

4 ps

8 ps

12 ps

20 ps

24 ps

28 ps

32 ps

36 ps

44 ps

40 ps

# Output table


NRZ to Manchester Summary

This portion takes in NRZ data and outputs Manchester code


endmodule

31

```
module PAM4_to_Manchester (
 1
 2
                                 Manchester_out,
3
                                 PAM4_in,
4
5
6
7
                                 clk,
                                 reset
                                 );
8
     //assigen the inputs and outputs as registers and wires
                      clk, reset;
9
     input wire
                                              //clk and reset signal
     input wire [1:0] PAM4_in;
10
                                             //2 bits PAM4_in input signal
                       Manchester_out;
11
    output wire
                                             //declare as wire since it will be connected to module
12
13
     //internal probe
14
    wire NRZ_data;
                                 //output signal from the PAM4_to NRZ module
15
16
     //instantiate the PAM4-NRZ and NRZ-Manchester modules as user define modules (UDM1 and UDM2)
17
    PAM4_to_NRZ UDM1 (
18
                        .NRZ_out(NRZ_data),
                                                                      //note NRZ_out becomes
    NRZ_data
19
                        .PAM4_in(PAM4_in),
20
                        .clk(clk),
21
                        .reset(reset)
22
                      );
23
    NRZ_to_Manchester UDM2 (
24
25
                              .Manchester_out(Manchester_out),
                                                                      //note NRZ_in becomes NRZ_data
26
                              .NRZ_in(NRZ_data),
27
                              .clk(clk),
28
                              .reset(reset)
29
                             );
30
```



```
1
     module PAM4_to_Manchester_TB ();
 2
 3
     //define the registers=wire and wires=registers from desing-to-testbench
 4
               clk, reset;
                                         //clk and reset signal
 5
     reg [1:0] PAM4_in;
                                        //2 bits PAM4_in input signal
 6
     wire
                Manchester_out;
7
8
     //define the unit under test UUT
9
     PAM4_to_Manchester UUT (
10
                               .Manchester_out(Manchester_out),
11
                               .PAM4_in(PAM4_in),
12
                               .clk(clk),
13
                               .reset(reset)
14
15
16
     //monitor internal probe
17
     assign NRZ_data = UUT.UDM1.NRZ_out;
18
19
     //instantiate the clk signal
20
     initial
21
        begin
22
           clk = 1'b0;
23
           forever #5 clk = ~clk;
                                        //10ns clk period
24
        end
25
26
     //instantiate the reset signal
27
     initial
28
        begin
29
                                      //togel the reset signal on
                 reset = 1'b0;
                 PAM4_{in} = 2'b00;
30
           #100 \text{ reset} = 1'b1;
31
                                     //toggle the reset signal off
32
        end
33
     //instantiate all the posibble states for PAM4_in with time intervals
34
35
     initial
        begin
36
37
           PAM4_in = 2'b00; #15;
           PAM4_in = 2'b01; #15;
PAM4_in = 2'b10; #15;
38
39
           PAM4_in = 2'b11; #15;
40
41
42
           $stop;
43
        end
44
45
     //display the results
46
     initial begin
47
       $display("PAM4_in-----Binary/NRZ_out-----Manchester_out);
       $monitor("%b
48
                              %b
                                            %b ",PAM4_in, NRZ_data,
     Manchester_out);
49
      end
```



## Output table

#	PAM4	_inBinary/NRZ	_outManchester_out
#	00	x	x
#	00	0	x
#	01	1	0
#	01	1	1
#	10	1	1
#	10	0	0
#	11	1	0
#	11	1	1

### PAM4 to Manchester out

- This module instantiates 2 different modules
- The final modules take PAM4 data converts the data to NRZ
- The NRZ data is converter to Manchester code as final output