

# FIR Filter Design

PROJECT 1 CE6325 VLSI DESIGN: VERILOG HDL

LAMIN JAMMEH NET-ID: DAL852207

## **Project Description:**

A Finite Impulse Response (FIR) filter was designed with pre-determined specifications. The filter order, and the Data\_in size were parameterized to allow the design to be scalable. The filter takes in a sample input, processes the sample input and passes it to an output register

## **Design Specifications**

Filter order: 5

Filter coefficients: [7, 8, 9, 12, 4]

Data\_in size: 4
Data\_out size: 16

## Data flow of the design




Figure 1: Finite Impulse Response (FIR) Filter using Multiply and Accumulate

## **Design Netlist**




Figure 2: Netlist for the FIR filter

## **Testbench Process Flow**




Figure 3: Shows the Testbench Process flow

Table 1 showing Filter out with when Data\_in = decimal (6)

Data_in		Sample[k]	Filter Coefficient (bn)		bn * Sample[k]		Acc @ filter stage
6		6	7		42	acc0	42
	Data_in	6	8	bn * Sample[k]	48	acc1	90
	$\rightarrow$	6	9		54	acc2	144
		6	12		72	acc3	216
		6	4		24	Data_out/acc4	240

Table 1 shows that Data\_in will go shift through all of Sample[k] when enough time is allowed before changing the value at the input. The value in each register of Sample[k] is multiplied by the filter

coefficient (bn). The values of the multiply is accumulated or summed to form the output of the filter.

$$Mux = b_n * Sample[k]$$

$$acc = \sum_{n=0}^{\infty} Mux_n$$

## Register Transistor Logic (RTL) Simulation Result

Table 3 shows the observed values from the simulation results



## **Simulation Wave form**

