Lesson 12 Final Project

Finite Impulse Response Multiply-Accumulate FIR\_MAC Project

**Objective** 

In Digital Signal Processing (DSP), an input signal can be filtered using a Finite Impulse Response with Multiply-Accumulator (FIR\_MAC) filter. The filter coefficient can be calculated using MATLAB using the fir1 function giving the design specifications (cut-off frequency, Max-frequency, filter order, and filter Type) are already determined. The filter function is used in MATLAB with a sample signal s to determine if the given coefficient can filter the sample signal s. The coefficients and the filter order are then used to implement the design of the FIR\_MAC in DSP.

The Finite Impulse Response with Multiply-Accumulator (FIR\_MAC) filter in this design will take in an input signal and multiply the signal with coefficient. The output of the multiply is temporarily stored in a pipeline register (PR) to reduce hardware idle time, thereby improving the latency of the clock signal. A similar PR is implemented at the input of the adder which performs the Accumulator section. The output of the Multiplier and the input of the adder and summed to delivered to input of the next adder on the next filter order. The number of adders and multiplexers is determined by the filter order of the design. To maintain the signal coherency a PR is added at the output of each Multiplier and input of each Accumulator [2].

The filter in this design has two submodules and a main or top module. The two submodules are the controller and the Datapath modules. The controller module enables the clock and reset signals. The Datapath looks for the posedge of the clock signal and the state of the reset signal. When reset is high; all registers and output of the FIR\_MAC goes to zero, and at reset low the Datapath module start processing input signals on the next posedge of the clock. To make sure the time requirement for the hardware is met the clock period was change from 1.0ns to 4.0ns, this changes the slack time from negative to positive tog give the hardware some leeway in case of propagation delay[3].

#### **Application**

Processing analog signals can come with lots of challenges since the analog signal are prone to noise which can be very difficult and expensive to clean. These can lead to wrong data especially from biomedical devices. The application of FIR\_MAC filters in digital signal processing suppresses the Powerline Interference (PLI)[1]. When FIR\_MAC filters are implemented in FPGA devices, the filter can be used for multiple DSP applications without the need for hardware change. The filter coefficients and filter order can be changed at the programming level. This is why FIR\_MAC filters are preferred in instrumentation and measurement devices.




Figure 12.1 - FIR MAC diagram

Figure 12.2 - FIR MAC diagram, 4th order, showing pipelining cutlines

Date: 08/03/24


### **Design Methodology**

A controller - datapath structure will be utilized with a reduced number of states vs. a FSM design. The design also implements pipeline to reduce Harware Idle time


A block diagram and Finite State Machine (FSM) were developed from the Datapath in order to design the Controller code.

Ready was added as an output to the Datapath and as an input to the Controller.

### **Block Diagram**




### FSM (State Graph) for Controller



## **Building Blocks of the Datapath - RTL Viewer**





```
// ee41/ Final Project LIZAZ
// Name: Ron Kalin / Lamin Jammeh, Date: 08-02-24 Group: Kalin/Jammeh
// Design: FIR filter chain of cascaded MACs, given 5-bit coefficients
// inputs are 6-bit positive values, output register is 14 parallel bits
// Project Description: Controller module drives the enable signal, which enables the
// computation of the FIR_MAC
 4
 678
         module Pipeline_FIR_Controller (
                                                                       input clock,
10
11
                                                                       input reset,
                                                                       output reg enable
12
13
14
          // Control logic for the FIR filter
15
          always @ (posedge clock or posedge reset)
16
          begin
17
               if (reset)
18
                    begin
                        enable <= 0;
19
20
21
                     end
                     else
                    begin
23
24
                        enable \leftarrow 1;
                     end
          end
26
          endmodule
28
```

#### Datapath

```
Date: August 02, 2024
                                                                                   Pipeline_FIR_DataPath.v
                                                                                                                                                              Project: Pipeline_FIR_DataPa
               Name Lamin Jammeh / Ron Kalin
CLass: EE417 Summer 2024
FINAL PROJECT: Datapath
Group: Ron Kalin/ Lamin Jammeh
Project Description: Datapath module computesfilters input Sample by Multiplying and
       6
               Accumulating
       7
                                                  ______
               module Pipeline_FIR_DataPath (FIR_out, Sample_in, clock, reset);
     10
                //define the parameter sets for the design
     11
12
13
14
15
16
17
18
               parameter FIR_order
parameter FIR_order
parameter Sample_size
parameter weight_size
parameter word_size_out
                                                              = 4;
= 6;
                                                                                                                 //maximum sample value is 63
                                                                     = 5; //maximum value may be 31
= Sample_size + weight_size + 3; //log2(2^2 * 2^5 * (order+1))
               //define output
output reg [word_size_out -1:0] FIR_out;
     19
20
21
22
23
24
25
26
27
28
29
30
31
                //define inputs
               input
                                                                                  Sample_in;
clock, reset;
                                  [Sample_size -1:0]
                //define the filter coefficients
               parameter
parameter
parameter
parameter
                                      b0 = 5'd3;
b1 = 5'd7;
b2 = 5'd20;
b3 = 5'd7;
b4 = 5'd3;
               parameter
               reg
Data_in
integer
                                        [Sample_size -1:0] Sample_Array[1:FIR_order]; //Sth coefficient multiplied by
      32
33
                                       k;
               //define PR0 to PR3 as registers
reg [word_size_out -1:0] PR0 [0:FIR_order];
reg [word_size_out -1:0] PR1 [1:FIR_order];
reg [word_size_out -1:0] PR2 [2:FIR_order];
reg [word_size_out -1:0] PR3 [3:FIR_order];
     34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
               //define the transition logic
always @ (posedge clock)
  if (reset == 1)
                     begin
//The input shift register
for (k=1; k <= FIR_order; k = k + 1)
Sample_Array[k] <= 0;
     51
52
53
54
55
56
57
58
59
60
61
62
63
                         /The pipeline register
for (k = 0; k <= FIR_order; k = k + 1)
PRO[k] <= 0;
/The pipeline register
for (k = 1; k <= FIR_order; k = k + 1)
PRI[k] <= 0;
/The pipeline register
for (k = 2; k <= FIR_order; k = k + 1)
PRI[k] <= 0;
/The pipeline register
for (k = 3; k <= FIR_order; k = k + 1)
PRI[k] <= 0;
/The pipeline register
for (k = 3; k <= FIR_order; k = k + 1)
PRI[k] <= 0;
     65
```

```
ate: August 02, 2024
                                                         Pipeline_FIR_DataPath.v
                                                                                                            Project: Pipeline_FIR_DataPath
                //The outpput register
  68
                         FIR_out <= 0;
  69
                 end
             else
  70
71
72
73
              /*-
if reset is low do the following
************1 ⇒ move the Sample in into a cutset (Input register) to reduce idle time
         of the input """ insert the PR at the input of the add and perform x[n] * b(n) and save in Pipeline register (PRn[n-1]) add all the PR registers at the input of the output register and save
  74
  75
         in the Output register
  76
77
78
79
80
                begin

//The input shift register

Sample_Array[1] <= Sample_in;

for (k = 2; k <= FIR_order; k = k + 1)

Sample_Array[k] <= Sample_Array[k-1];
  81
  82
                 //The pipeline register at PRO
PRO[0] <= b0 * Sample_in;
PRO[1] <= b1 * Sample_Array[1];
PRO[2] <= b2 * Sample_Array[2];
PRO[3] <= b3 * Sample_Array[3];
PRO[4] <= b4 * Sample_Array[4];
  83
84
  85
  86
87
  89
                 //The pipeline register at PR1
PR1[1] <= b1 * Sample_Array[1] + PR0[1];
PR1[2] <= b2 * Sample_Array[2];
PR1[3] <= b3 * Sample_Array[3];
PR1[4] <= b4 * Sample_Array[4];
  90
  91
92
93
94
  95
                 //The pipeline register at PR2

PR2[2] <= b2 * Sample_Array[2] + PR1[2];


PR2[3] <= b3 * Sample_Array[3];


PR2[4] <= b4 * Sample_Array[4];
  96
97
98
 100
                 //The pipeline register at PR3
PR3[3] <= b3 * Sample_Array[3] + PR2[3];
PR3[4] <= b4 * Sample_Array[4];
 1.01
 103
104
                 //The outpput register
   FIR_out <= PR3[3] + PR3[4];</pre>
 105
 1.06
         en dmodu le
 108
Top level module
Date: August 02, 2024
                                                                               Pipeline_FIR_MAC.v
                                                                                                                                               Project: Pipeline_FIR_DataPath
              // Name Lamin Jammeh / Ron Kalin
// CLass: EE417 Summer 2024
// FINAL PROJECT: FIR MAC module
// Group: Ron Kalin/ Lamin Jammeh
       3
              // Summary: Module combines Datapath with controller to form a FIR_MAC
       6
              module Pipeline_FIR_MAC (FIR_out, Sample_in, clock, reset);
              // Define the parameter sets for the design
     10
              parameter FIR_order
                                                     = 4;
              parameter Sample_size = 6;  // Max sample value 2^n= 63
parameter weight_size = 5;  // Max value may be 31
parameter word_size_out = Sample_size + weight_size + 3;  // log2(2^2 * 2^5 * (order+1))
     11
     12
     13
14
     15
              //define the outputs
     16
              output [word_size_out - 1:0] FIR_out;
     17
     18
               //define the inputs
     19
              input [Sample_size - 1:0] Sample_in;
     20
              input
                                                                   clock, reset;
     21
              // Internal signals
     23
              wire enable;
               // Instantiate the DataPath module
              Pipeline_FIR_DataPath #(FIR_order, Sample_size, weight_size, word_size_out) datapath (
     27
                     .FIR_out(FIR_out),
     28
                      .Sample_in(Sample_in),
     29
30
31
                     .clock(clock),
                      .reset(reset)
              );
     32
     33
               // Instantiate the Controller module
              Pipeline_FIR_Controller controller (
     35
                    .clock(clock),
     36
                     .reset(reset)
     37
                     .enable(enable)
     38
              );
```

39 40

endmodule

# **RTL Viewer**





```
Name Ron Kalin / Lamin Jammeh
        CLass: EE417 Summer 2024
 4
        FINAL PROJECT: FIR MAC module
        Group: Ron Kalin/ Lamin Jammeh
       Project Description: testbench for the FIR_MAC with Pipelining
 8
 9
       module Pipeline_FIR_MAC_tb;
10
        // Define the parameter sets for the design
11
       // Define the parameter sets for the design
parameter FIR_order = 4;
parameter Sample_size = 6; // maximum sample value is 63
parameter weight_size = 5; // maximum value may be 31
parameter word_size_out = 2 * Sample_size + 2; // maximum possible output 63*31*(4+1)
12
13
14
15
16
17
        // Define the wires and registers for the test bench
       // Define the wires and registry
wire [word_size_out -1:0] FIR_out;
red [Sample_size -1:0] Sample_in;
18
19
20
                                                         clock, reset;
21
        // Define the unit under test UUT
22
       Pipeline_FIR_MAC UUT (FIR_out, Sample_in, clock, reset);
23
24
25
        // Define Probes to observe the Pipeline register PRO
                    [word_size_out -1:0]
[word_size_out -1:0]
                                                         PR00; assign PR00 = UUT.datapath.PR0[0];
PR01; assign PR01 = UUT.datapath.PR0[1];
26
       wire
27
        wire
                                                                   assign PRO2 = UUT.datapath.PRO[2];
assign PRO3 = UUT.datapath.PRO[3];
assign PRO4 = UUT.datapath.PRO[4];
                     [word_size_out -1:0]
28
                                                         PRO2;
                    [word_size_out -1:0]
[word_size_out -1:0]
                                                         PR03;
29
        wire
30
                                                        PR 04;
31
       // Define Probes to observe the Pipeline register PR1
32
                                                        PR11; assign PR11 = UUT.datapath.PR1[1];
PR12; assign PR12 = UUT.datapath.PR1[2];
PR13; assign PR13 = UUT.datapath.PR1[3];
PR14; assign PR14 = UUT.datapath.PR1[4];
       wire [word_size_out -1:0]
33
34
35
36
37
        // Define Probes to observe the Pipeline register PR2
38
                  [word_size_out -1:0]
[word_size_out -1:0]
[word_size_out -1:0]
                                                         PR22; assign PR22 = UUT.datapath.PR2[2];
PR23; assign PR23 = UUT.datapath.PR2[3];
PR24; assign PR24 = UUT.datapath.PR2[4];
39
       wire
       wire
41
       wire
42
        // Define Probes to observe the Pipeline register PR3
43
       wire [word_size_out -1:0] PR33; assign PR33 = UUT.datapath.PR3[3]; wire [word_size_out -1:0] PR34; assign PR34 = UUT.datapath.PR3[4];
44
45
46
47
        // Instantiate the clock signal
48
        initial
49
           begin
               clock = 0;
forever #5 clock = ~clock;
50
51
52
53
54
        // Instantiate and toggle the reset signal
55
56
           begin
            reset = 1;
57
              #10 reset = 0;
58
59
60
        // Integer for file handle
integer f;
integer i;
61
62
63
64
65
        // Apply different input samples and observe the outputs
67
68
                 f = $fopen("output.txt", "w");
```

```
$fwrite(f, "\t\tTime\tSample_in\tFIR_out\n");
69
70
71
72
73
                          // Apply the input samples and log the output
for (i = 0; i < 10; i = i + 1)
  begin</pre>
                                       case (i)

0: Sample_in = 0;

1: Sample_in = 1;
74
75
76
77
78
                                               1: Sample_in = 1;
2: Sample_in = 0;
3: Sample_in = 0;
4: Sample_in = 0;
5: Sample_in = 1;
6: Sample_in = 2;
7: Sample_in = 8;
8: Sample_in = 2;
9: Sample_in = 1;
10: Sample_in = 0;
11: Sample_in = 63;
12: Sample_in = 0;
default: Sample_in = 0;
79
80
81
82
83
84
85
86
87
88
                                       endcase
#10; // Wait for the output to settle
$fwrite(f, "%d\t %d\t %d\n", $time, Sample_in, FIR_out);
89
90
91
92
93
                            $fclose(f);
#100 $stop;
94
95
96
97
           endmodule
98
99
```

# RTL Simulation -from Questa




Testbench results from the text file

Time	Sample_in	FIR_out
10	0	0
20	1	0
30	0	0
40	10	0
50	0	0
60	1	7
70	2	10
80	8	70
90	2	100
100	1	7


#### **Timing Analysis Reports**

### Timing Analysis for the clock signal

## @ default time when clock period is 1ns




## Time report at a slack of -1.790




# Timing Analysis Reports (cont'd)

### @ default time when clock period is 4ns




### Time report at a slack of 1.096



```
% ∠
-----V
-----
% Name Lamin Jammeh
% CLass: EE417 Summer 2024
% Lesson 10 HW Question 3
% Group: Ron Kalin/ Lamin Jammeh
% Project Description: The verilog coeff are used for creating the filter
% Defining the parameters of the synthetic input signal:
% Creating a sine signal
fs = 2000; % the sampling frequency = 2KHz
            % Maximum fundamental frequency that can be sampled by fs
fmax = fs/2;
f1 = 50;
          % frequency f1 is 50Hz
f2 = 800;
          % frequency f2 is 800Hz
          % frequency f3 is 900Hz
f3 = 900;
        % Amplitude of the sine wave s1
A1 = 10;
          % Amplitude of the sine wave s2
A2 = 5;
A3 = 8;
           % Amplitide of the sine wave s3
L = 200; % the number of samples
t = (0:L-1)/fs;
                    % Generating the time vector for L samples
s = A1*sin(2*pi*t*f1) + A2*sin(2*pi*t*f2) + A3*sin(2*pi*t*f3);
§_____
% Defining the filter parameters:
% Use the filter coeff from verilog and create Sampling signal in matlab
fc = 400; % the filter cutoff frequency is 400Hz
Wn = fc/fmax; % Wn = fc/fmax
order = 4; % the order of the filter
%coeff = fir1(order, Wn, 'low');  % low pass filter
%coeff = fir1(order, Wn, 'high'); % high pass filter
coeff = [3, 7, 20, 7, 3];
                           % same coefficient used in verilog code
Filtering the signal using 3 approaches
%______
% 1. Filtering the signal in MATLAB using the 'filter' function:
```

```
output_signal = filter(coeff,1,s);
% Plotting the input signal & the filtered signals in the time domain
subplot(2,2,1)
plot(t,s)
title("Original Signal Created with matlab")
subplot(2,2,2)
plot(t,output signal)
title("Filtered Signal")
xlabel("Time in s")
§_____
% Creating the fft for the signals:
f = fs/L*(0:(L/2));
Y = fft(s);
P2 = abs(Y/L);
P1 = P2(1:L/2+1);
P1(2:end-1) = 2*P1(2:end-1);
Y out = fft(output signal);
P2 out = abs(Y out/L);
P1_out = P2_out(1:L/2+1);
P1 out(2:end-1) = 2*P1 out(2:end-1);
subplot(2,2,3)
stem(f,P1,"LineWidth",2)
title("fft Spectrum in the Positive Frequencies")
xlabel("f (Hz)")
ylabel("|fft(input signal)|")
subplot(2,2,4)
stem(f,P1_out,"LineWidth",2)
title("fft Spectrum in the Positive Frequencies")
xlabel("f (Hz)")
ylabel("|fft(output filtered signal)|")
```



#### Conclusion

Reset high means Sample\_input, internal registers, and output registers become zero.

When reset is low FIR filter is active. When filter is active, the actions happen on the positive clock edge.

FIR filter with pipeline registers were placed all adder inputs.

Simulation results show each pipelining register passes the values saved in its array to the next one.

The top two values are added together while the rest pass as is to the next register. The throughput (new output) is available at every clock cycle. With the pipelining, the longest propagation delay for the combinational logic between the registers can be shortened, which will consequently allow reducing clock period and increasing clock frequency. With an output available at every clock cycle, the throughput of the module increases. The pipelining improves hardware utilization efficiency.

#### **Sources**

[1]https://ieeexplore.ieee.org/document/7208065

[2] Ciletti, Michael D.. Advanced Digital Design with the Verilog HDL (Section 9.5). Pearson Education. Kindle Edition.

[3] Chttps://community.intel.com/t5/FPGA-Wiki/Timing-Constraints/ta-p/735562