

```

1  /*-----
2  Name:    Lamin Jammeh
3  Class:   CE6325 Fall_2024
4  Project: 1 Scaled up
5  Project Description: this is a Finite Impulse Response (FIR) filter design using Verilog HDL
6  The design follows the concepts below
7  **The filter order is selected and parameterized so the design can be scaled in the future
8  **The filter coefficients are pre-determined
9  **Data_in samples will be provided in the testbench to determine the filter behavior
10 **The Data_in sample is Multiplied and accumulated through the different filter stages/taps
11 **The Data_out word_size = word_in + coeff_size + [log2[N]] where N= # of taps in the filter
12
13 -----*/
14 module FIR_Filter_Project1
15     #(parameter order = 15,    // Filter order [N=15] coeff size =8 [Max_coeff_size = 2^8 -1
16     = 255]
17     parameter word_size_in = 8,    // Size of data_in [Max_Data_in = 2^8 - 1 = 255]
18     parameter word_size_out = 20) // Output word size = log_2 (N * Max_Data_in *
19     Max_coeff) = roughly 20
20
21     // Declare inputs and outputs
22     (
23     output reg [word_size_out - 1:0] Data_out,
24     input [word_size_in - 1:0] Data_in,
25     input clock, reset
26     );
27
28     reg [word_size_in - 1:0] Samples[order-1:0];    // Temporary storage for input samples
29     (x(n))
30     reg [word_size_out - 1:0] acc;                // Temporary storage for output data
31     reg [word_size_out - 1:0] PR_mul[order-1:0];    // Storage for multiplication results
32     reg [word_size_out - 1:0] PR_add[order-1:0];    // Pipeline registers for add operations
33     integer k;
34
35     // Filter Coefficients
36     parameter b0 = 8'd7;
37     parameter b1 = 8'd8;
38     parameter b2 = 8'd9;
39     parameter b3 = 8'd12;
40     parameter b4 = 8'd4;
41
42     parameter b5 = 8'd7;
43     parameter b6 = 8'd8;
44     parameter b7 = 8'd9;
45     parameter b8 = 8'd12;
46     parameter b9 = 8'd4;
47
48     parameter b10 = 8'd7;
49     parameter b11 = 8'd8;
50     parameter b12 = 8'd9;
51     parameter b13 = 8'd12;
52     parameter b14 = 8'd4;
53
54     always @(posedge clock) begin
55         if (reset == 1) begin
56             // Reset all samples, accumulation, and pipeline registers
57             for (k = 0; k < order; k = k + 1) begin
58                 Samples[k] <= 0;
59                 PR_mul[k] <= 0;
60                 PR_add[k] <= 0;
61             end
62             acc <= 0;
63             Data_out <= 0;
64         end else begin
65             // Shift samples
66             Samples[0] <= Data_in;
67             for (k = 1; k < order; k = k + 1) begin
68                 Samples[k] <= Samples[k - 1];
69             end

```

```
67
68 // Compute multiplication results (pipeline stage 1)
69 PR_mu1[0] <= b0 * Data_in;
70 PR_mu1[1] <= b1 * Samples[0];
71 PR_mu1[2] <= b2 * Samples[1];
72 PR_mu1[3] <= b3 * Samples[2];
73 PR_mu1[4] <= b4 * Samples[3];
74 PR_mu1[5] <= b5 * Samples[4];
75 PR_mu1[6] <= b6 * Samples[5];
76 PR_mu1[7] <= b7 * Samples[6];
77 PR_mu1[8] <= b8 * Samples[7];
78 PR_mu1[9] <= b9 * Samples[8];
79
80 PR_mu1[10] <= b10 * Samples[9];
81 PR_mu1[11] <= b11 * Samples[10];
82 PR_mu1[12] <= b12 * Samples[11];
83 PR_mu1[13] <= b13 * Samples[12];
84 PR_mu1[14] <= b14 * Samples[13];
85
86 // Pipeline stage for addition
87 PR_add[0] <= PR_mu1[0] + PR_mu1[1];
88 PR_add[1] <= PR_add[0] + PR_mu1[2];
89 PR_add[2] <= PR_add[1] + PR_mu1[3];
90 PR_add[3] <= PR_add[2] + PR_mu1[4];
91 PR_add[4] <= PR_add[3] + PR_mu1[5];
92 PR_add[5] <= PR_add[4] + PR_mu1[6];
93 PR_add[6] <= PR_add[5] + PR_mu1[7];
94 PR_add[7] <= PR_add[6] + PR_mu1[8];
95 PR_add[8] <= PR_add[7] + PR_mu1[9];
96
97 PR_add[9] <= PR_add[8] + PR_mu1[10];
98 PR_add[10] <= PR_add[9] + PR_mu1[11];
99 PR_add[11] <= PR_add[10] + PR_mu1[12];
100 PR_add[12] <= PR_add[11] + PR_mu1[13];
101 PR_add[13] <= PR_add[12] + PR_mu1[14];
102 // Final result after the last addition
103 acc <= PR_add[13];
104 Data_out <= acc;
105 end
106 end
107 endmodule
108
```

```

1  /*-----*/
2  Name:      Lamin Jammeh
3  Class:    CE6325 Fall_2024
4  Project:   1,2
5  Project Description: Teestbench for Project1
6  **create a clock signal
7  **Initialize all the input signals
8  **apply some Sample Data_in as [6325] in 10 time unit intervals
9  **apply reset to test the reset signal
10 **apply anothe set of sample Data_in as [2024] in 10 time unit intervals
11 **monitor the signals and end the test
12
13  -----*/
14
15  module FIR_Filter_Project1_tb;
16
17  parameter order = 15;
18  parameter word_size_in = 8;
19  parameter word_size_out = 2 * word_size_in + 4;
20
21  //declare ports for the design
22  wire [word_size_out -1:0] Data_out;
23  reg [word_size_in -1:0] Data_in;
24  reg clock, reset;
25
26  //declare the unit under test UUT
27  FIR_Filter_Project1 UUT(.Data_out(Data_out),
28                          .Data_in(Data_in),
29                          .clock(clock),
30                          .reset(reset)
31                          );
32
33  // Instantiate the clock signal
34  initial
35      begin
36          clock = 0;
37          forever #5 clock = ~clock;
38      end
39
40  //Instantiate the diiferent test scenarios to validate the design
41  //*****Scenario 1 initialize all input signals
42  initial
43      begin
44          reset = 1;
45          Data_in = 0;
46
47          #10 reset = 0; //wait for 10 timing units for the inital signals to go through
48
49  //Scenario 2 apply some Data_in samples and observe the outputs use [6 3 2 5] @ 100
50  time unit intervals
51          #150 Data_in = 8'd6; //make sure time is long enough for Data_in to
52          mkae it to the last filter COefficient
53          #150 Data_in = 8'd3;
54          #150 Data_in = 8'd2;
55          #150 Data_in = 8'd5;
56
57  //Scenario 3 test the reset signal to validate the behavior
58          #10 reset = 1; //Sample registers should be cleared
59          #10 reset = 0; //Sample register will accept Data_in
60
61  //Scenario 4 apple more samples to make sure the design works after reset
62          #150 Data_in = 8'd2;
63          #150 Data_in = 8'd0;
64          #150 Data_in = 8'd2;
65          #150 Data_in = 8'd4;
66
67  //stop the test
68          #150 $stop;
69      end

```

```
68
69 // Monitor output
70 initial
71     begin
72         $monitor("Time: %4t\t | Data_in: %0d\t | Data_out: %3d\t | reset: %b", $time,
73             Data_in, Data_out, reset); //use %10 as padding for time and data_out
74     end
75 endmodule
76
77
78
```