
```
The module receives a single bit input x_in. Whenever x_in performs a sequence 101
     the z_out flag is raised high indicating that 101 was detected. The sequences can be
     overlapping. The design is performed using a Mealy FSM. The explanation of the FSM state diagram is given in video 2.
     module Sequence_101_Detector_Mealy (z_out, clk, reset, x_in);
     output reg z_out;
                 clk, reset;
     input
     input
                 x_in;
     reg [1:0] state, next_state;
                                    // None of the correct sequence bits received // A one was received
     parameter Snone = 2'b00;
parameter S1 = 2'b01;
                      = 2'b10;
                                    // A 10 sequence was received
     parameter S10
      // sequential logic (flip flop) updating the state register
      always @ (posedge clk)
       if (reset) state <= Snone;</pre>
        else
                    state <= next_state;
     // combinational logic determining the next_state and the output
     always @ *
       case (state)
                : begin z_out = 1'b0;
       Snone
                      if (x_in) next_state = S1;
else next_state = Snone;
                  end
       S1
                : begin z_out = 1'b0;
                       if (x_in) next_state = S1;
                                    next_state = S10;
                  end
                : begin
       510
                       if (x_in) begin
                                         z_{out} = 1'b1; next_state = S1;
                                 begin
                                          z_out = 1'b0; next_state = Snone; end
                       else
                  end
       default : begin z_out = 1'b0; next_state = Snone;
                                                                      end
       endcase
                                                                                           Combinational
                                                                                           logic to find the
       endmodule
                                                                                           output based on
                                                                                           current state and
                               state
                                                                                           the input values
   clk
                           clk
                                                                        z_out
                                    S10
reset
                           reset
                                                        1'h0 o
 x in
                           x in
                                                                                             z_out
                                                                1

    Mealy FSM:

                                    direct combinational path!
                                                                                  outputs
                                                                                  y_k = f_k(S, x_0...x_n)
       inputs
                                                                  Comb.
                                              Flip- Q
                        Comb.
                                                                  Logic
        X_0...X_n
                         Logic
                                              Flops
                                     CLK->
```

To obtain and verify the FSM state graph, go to **Tools**, **Netlist Viewer**, **State Machine Viewer**, or double click on the flip flop register in the RTL viewer.



```
module Sequence_101_Detector_Mealy_TB ();
 wire
          z_out;
          clk, reset;
 reg
 reg
          x_in;
 wire [1:0] state, next_state; // internal probes
 Sequence_101_Detector_Mealy UUT (z_out, clk, reset, x_in);
  // internal probes to make it easy to track the logic and for troubleshooting
  assign state = UUT.state;
 assign next_state = UUT.next_state;
 initial
 begin
 clk = 1'b0;
 forever begin
      #5 c1k = \sim c1k; end
  initial
 begin
 reset = 1'b1;
 # 30 reset = 1'b0;
#200 reset = 1'b1;
 # 30 reset = 1'b0;
 end
  initial
  begin
       x_{in} = 1'b0;
                           #15
      forever begin
      // overlapping 101
      x_{in} = 1'b0;
                            x_{in} = 1'b1;
                      #10
                                            #10
                                                 x_{in} = 1'b0;
                                                                  #10;
                                                                        // overlapping
// overlapping
// 000
// 111
      x_in = 1'b1; #10 x_in = 1'b0;
x_in = 1'b0; #10 x_in = 1'b0;
x_in = 1'b1; #10 x_in = 1'b1;
x_in = 1'b1; #10 x_in = 1'b1;
                                            #10
                                                                  #10;
                                                 x_{in} = 1'b0;
                                                 x_in = 1'b0;
x_in = 1'b1;
                                           #10
                                                                 #10;
                                                                 #10;
                                           #10
                                                                        // 1..011
       x_{in} = 1'b0; #10 x_{in} = 1'b1; #10 x_{in} = 1'b1; #10;
  end
endmodule
```

