```
Date: July 27, 2024
                                              RAM.v
                                                                                         Project: RAM
       /*-----
   1
   2
       Name Lamin Jammeh
       CLass: EE417 Summer 2024
   3
   4
       Lesson 11 HW Question 2
       Group: Ron Kalin/ Lamin Jammeh
       Project Description: This is a RAM module where write takes priority when a read_or_write
   6
       signal is high
   7
       ----*/
   8
   9
       module RAM #(parameter memory_height = 8,
  10
                    parameter data_width = 4)
  11
  12
                    input
                                                                          //one clock for read
                                                        clock,
       and write
                                                        reset, //crears memor, address, //address line //enables read or write //input data port
  13
                    input
                                 [memory_height -1:0]
  14
                    input
                    input
  15
                                 [data_width -1:0]
[data_width -1:0]
  16
                                                        data_in,
                                                                         //input data port
                    input
  17
                    output reg
                                                        data_out
                                                                         //output data port
  18
                    );
  19
  20
       //internal register
                [data_width -1:0] memory [memory_height -1:0];
                                                                          // temp register to
  21
       store memory data
  22
       integer k;
  23
  24
       //Transition logic
  25
       always @(posedge clock)
  26
          if (reset)
             for (k = 0; k < memory\_height; k = k+1)
  27
  28
                memory[k] <= 4'b0000;
                                                  //all address lines in memory are cleared @
       reset high
```

memory[address] <= data_in; //priority to write if we recieve both read and</pre>

data_out <= memory[address]; // when read_or_write is low data_out=requested</pre>

29

30

31 32

33


else if (read_or_write)

write signal at the same time else if (~read_or_write)

address line

endmodule

Date: July 27, 2024 Project: RAM



```
Date: July 27, 2024
                                                       RAM_tb.v
                                                                                                             Project: RAM
    1
    2
         Name Lamin Jammeh
         CLass: EE417 Summer 2024
         Lesson 11 HW Question 2
         Group: Ron Kalin/ Lamin Jammeh
    6
         Project Description: Testtbench for the RAM Module
         ----*/
    8
    9
         module RAM_tb ();
   10
   11
         parameter
                       memory_height = 8;
   12
                       data_width = 4:
         parameter
   13
   14
         //define the wires and registers testbench
   15
                                            clock, reset;
   16
                                            read_or_write;
         reg
                [memory_height -1:0]
   17
         reg
                                            address;
                [data_width -1:0]
   18
                                            data_in;
         reg
   19
         wire [data_width -1:0]
                                            data_out;
   20
   21
         //probe the each address line to determine the content
         wire [memory_height -1:0] address_0, address_1, address_2, address_3, address_4,
   22
         address_5, address_6, address_7;
   23
   24
         //instantiate the Unit under test UUT
   25
         RAM UUT (clock, reset, address, read_or_write, data_in, data_out);
   26
   27
         //assign the probes for the address to the address to lines in the UUT
        assign address_0 = UUT.memory[0];
assign address_1 = UUT.memory[1];
assign address_2 = UUT.memory[2];
assign address_3 = UUT.memory[3];
assign address_4 = UUT.memory[4];
assign address_5 = UUT.memory[5];
assign address_6 = UUT.memory[6];
assign address_7 = UUT.memory[7];
   28
   29
   30
   31
   32
   33
   34
   35
   36
   37
         //intantiate the clock cycle
   38
         initial
   39
            begin
   40
                clock = 0;
   41
                forever #5 clock = ~clock;
   42
   43
         //initialize the RAM
   44
   45
         initial
   46
            begin
                reset = 1;
   47
   48
                read_or_write = 0;
                address = 0;
data_in = 4'b0000;
   49
   50
   51
   52
   53
   54
         //load the data to the memory
   55
                #10:
                         reset = 1'b0;
address = 0;
data_in = 4'b1101;
   56
   57
                                                                  //load address 0
   58
   59
                          read_or_write = 1'b1;
                                                                  // write to memory
   60
   61
                #10;
                         62
   63
                         address
                                                                  //load address 1
                         read_or_write = 1'b1;
   64
                                                                 // write to memory
   65
                #10;
   66
```

//load address 2

//load address 3

//load address 4

//load address 5

//load address 6

//load address 7

// write to memory

```
data_in = 4'b1100;
 67
 68
                    address
 69
                    read_or_write = 1'b1;
 70
 71
            #10;
                    72
 73
 74
 75
            #10;
                    address = 4;
data_in = 4'b1101;
 76
 77
 78
                    read_or_write = 1'b1;
 79
 80
            #20;
                    81
 82
83
                    read_or_write = 1'b1;
 84
85
            #10;
                    uata_in = 4'b1100;
address = 6:
 86
                    address = 6;
read_or_write = 1'b1;
 87
 88
 89
 90
            #10;
                    91
 92
                    read_or_write = 1'b1;
 93
 94
 95
      //read from data from memory
 96
            #10;
 97
                    address = 0;
 98
                    read_or_write = 1'b0;
 99
            #10;
100
                    address = 1;
101
                    read_or_write = 1'b0;
102
            #10;
103
                    address = 2;
104
                    read_or_write = 1'b0;
105
            #10;
106
                    address = 3;
107
                    read_or_write = 1'b0;
108
            #10;
109
                    address = 4;
110
                    read_or_write = 1'b0;
111
            #10;
112
                    address = 5;
113
                    read_or_write = 1'b0;
114
            #10:
115
                    address = 6;
                    read_or_write = 1'b0;
116
117
            #10:
118
                    address = 7;
119
                    read_or_write = 1'b0;
120
      //check the reset function
121
           #10;
122
                   reset = 1;
123
            #10;
124
                   reset = 0;
125
            #20
                   $stop;
126
         end
127
      endmodule
```

Date: July 27, 2024

Page 2 of 2 Revision: RAM

