

Design Verilog HDL Code -

The code for the top module, controller, and DataPath is given in the textbook. Comments included to follow and show understanding of functionality.

Date: July 06, 2024

UART_RCVR.v

Project: UAR

```
1 module UART_RCVR #(parameter word_size = 8, half_word = word_size / 2)
2 (output [word_size - 1: 0] RCV_datareg,
3 output read_not_ready_out, Error1, Error2,
4 input Serial_in, read_not_ready_in, Sample_clk, rst_b );
5
6 Control_Unit M0 (
7 read_not_ready_out,
8 Error1,
9 Error2,
10 clr_Sample_counter,
11 inc_Sample_counter,
12 clr_Bit_counter,
13 inc_Bit_counter,
14 shift,
15 load,
16 read_not_ready_in,
17 Ser_in_0,
18 SC_eq_3,
19 SC_lt_7,
20 BC_eq_8,
21 Sample_clk,
22 rst_b );
23
24 Datapath_Unit M1 (
25 RCV_datareg,
26 Ser_in_0,
27 SC_eq_3,
28 SC_lt_7,
29 BC_eq_8,
30 Serial_in,
31 clr_Sample_counter,
32 inc_Sample_counter,
33 clr_Bit_counter,
34 inc_Bit_counter,
35 shift,
36 load,
37 Sample_clk,
38 rst_b );
39
40 endmodule
41
42 module Control_Unit #(
43 parameter word_size = 8, half_word = word_size / 2, Num_state_bits = 2, idle = 2'b00,
44 starting = 2'b01, receiving = 2'b10 // one-hot assignment
45 )
46 output reg read_not_ready_out,
47 Error1, Error2,
48 clr_Sample_counter,
49 inc_Sample_counter,
50 clr_Bit_counter,
51 inc_Bit_counter,
52 shift,
53 load,
54 input read_not_ready_in,
55 Ser_in_0,
56 SC_eq_3,
57 SC_lt_7,
58 BC_eq_8,
59 Sample_clk,
60 rst_b );
61 reg [word_size - 1: 0] RCV_shftreg;
62 reg [Num_state_bits - 1: 0] state, next_state;
63 always @ (posedge Sample_clk)
64 if (rst_b == 1'b0) state <= idle; else state <= next_state;
65 always @ (state, Ser_in_0, SC_eq_3, SC_lt_7, read_not_ready_in) begin
66 read_not_ready_out = 0;
67 clr_Sample_counter = 0;
68 clr_Bit_counter = 0;
69 inc_Sample_counter = 0;
70 inc_Bit_counter = 0;
```

```

70     shift = 0;
71     Error1 = 0;
72     Error2 = 0;
73     load = 0;
74     next_state = idle;
75     case (state)
76     idle: if (Ser_in_0 == 1'b1) next_state = starting;
77           else next_state = idle;
78     starting: if (Ser_in_0 == 1'b0) begin
79               next_state = idle;
80               clr_Sample_counter = 1;
81             end
82           else if (SC_eq_3 == 1'b1) begin
83               next_state = receiving;
84               clr_Sample_counter = 1;
85             end else begin inc_Sample_counter = 1; next_state = starting; end
86     receiving: if (SC_lt_7 == 1'b1) begin
87               inc_Sample_counter = 1;
88               next_state = receiving;
89             end
90           else begin
91               clr_Sample_counter = 1;
92               if (!BC_eq_8) begin
93                   shift = 1;
94                   inc_Bit_counter = 1;
95                   next_state = receiving;
96               end
97             else begin
98                   next_state = idle;
99                   read_not_ready_out = 1;
100                  clr_Bit_counter = 1;
101                  if (read_not_ready_in == 1'b1) Error1 = 1;
102                  else if (Ser_in_0 == 1'b1) Error2 = 1;
103                  else load = 1;
104                end
105              end
106     default: next_state = idle;
107     endcase
108   end
109 endmodule
110
111 module Datapath_Unit #(parameter
112   word_size = 8, half_word = word_size / 2, Num_counter_bits = 4
113 )
114   output reg [word_size-1: 0] RCV_datareg,
115   output reg [half_word-1: 0] Ser_in_0,
116   output reg [half_word-1: 0] SC_eq_3,
117   output reg [half_word-1: 0] SC_lt_7,
118   output reg [half_word-1: 0] BC_eq_8,
119   input reg [half_word-1: 0] Serial_in,
120   input reg [half_word-1: 0] clr_Sample_counter,
121   input reg [half_word-1: 0] inc_Sample_counter,
122   input reg [half_word-1: 0] clr_Bit_counter,
123   input reg [half_word-1: 0] inc_Bit_counter,
124   input reg [half_word-1: 0] shift,
125   input reg [half_word-1: 0] load,
126   input reg [half_word-1: 0] Sample_clk,
127   input reg [half_word-1: 0] rst_b );
128   reg [word_size-1: 0] RCV_shftreg;
129   reg [Num_counter_bits-1: 0] Sample_counter;
130   reg [Num_counter_bits-1: 0] Bit_counter;
131   assign Ser_in_0 = (Serial_in == 1'b0);
132   assign BC_eq_8 = (Bit_counter == word_size);
133   assign SC_lt_7 = (Sample_counter < word_size - 1);
134   assign SC_eq_3 = (Sample_counter == half_word - 1);
135
136   always @ (posedge Sample_clk)
137   if (rst_b == 1'b0) begin// synchronous rst_b
138     Sample_counter <= 0;
139     Bit_counter <= 0;




```

```

140   RCV_datareg <= 0;
141   RCV_shftreg <= 0;
142   end
143   else begin
144     if (clr_Sample_counter == 1) Sample_counter <= 0;
145     else if (inc_Sample_counter == 1) Sample_counter <= Sample_counter + 1;
146
147     if (clr_Bit_counter == 1) Bit_counter <= 0;
148     else if (inc_Bit_counter == 1) Bit_counter <= Bit_counter + 1;
149     if (shift == 1) RCV_shftreg <= (Serial_in, RCV_shftreg[word_size-1:1]);
150     if (load == 1) RCV_datareg <= RCV_shftreg;
151   end
152 endmodule

```


RTL Viewer



Testbench Verilog HDL Code

create the testbench code to obtain the correct simulation results given in the book.

ate: July 06, 2024

UART_RCVR_tb.v

Project: I

```
1  /*-----*/
2  Name Ron Kalin
3  Class: EE417 Summer 2024
4  Lesson 08 HW Question 02
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: test-bench for UART receiver
7  /*-----*/
8  module UART_RCVR_tb ();
9
10 //set the parameters
11 parameter half_cycle = 5; //half cycle time of clock
12 parameter full_cycle = 10; //full cycle time of clock
13 parameter cycle_time = 160; //number of cycles before next cycle
14 parameter word_size = 8, half_word = word_size / 2; //bit length of word inputs
15 /*top level module under test original declaration
16 module UART_RCVR #(parameter word_size = 8, half_word = word_size / 2)
17   output [word_size -1: 0] RCV_datereg,
18   output read_not_ready_out, Error1, Error2,
19   input Serial_in, read_not_ready_in, Sample_clk, rst_b );*/
20 //define outputs as wires, inputs as registers
21 wire [word_size -1: 0] RCV_datereg;
22 wire read_not_ready_out, Error1, Error2;
23 reg Serial_in, read_not_ready_in, Sample_clk, rst_b;
24 /*wire [word_size-2:0] stateProbe2; //internal probe wire for troubleshooting
25 wire [word_size-1:0] multiplierProbe;
26 wire [2*word_size-1: 0] multiplicandProbe;
27 reg [word_size -1: 0] multiplier2;
28 reg [2*word_size-1: 0] multiplicand1;
29 reg start, clk, rst;
30 */
31 //define the unit under test UUT
32 UART_RCVR #(word_size, half_word) UUT (
33   .RCV_datereg(RCV_datereg),
34   .read_not_ready_out(read_not_ready_out),
35   .Error1(Error1),
36   .Error2(Error2),
37   .Serial_in(Serial_in),
38   .read_not_ready_in(read_not_ready_in),
39   .Sample_clk(Sample_clk),
40   .rst_b(rst_b)
41 );
42
43 //internal probe monitors
44 //assign stateProbe = UUT.state;
45 //assign Ser_in_0 = UUT.Datapath_Unit.Ser_in_0;
46 //assign clr_Sample_counter = UUT.Datapath_Unit.clr_Sample_counter;
47 //assign inc_Sample_counter = UUT.Datapath_Unit.inc_Sample_counter;
48 //assign clr_Bit_counter = UUT.Datapath_Unit.clr_Bit_counter;
49 //assign inc_Bit_counter = UUT.Datapath_Unit.inc_Bit_counter;
50 //assign RCV_shftreg = UUT.Datapath_Unit.RCV_shftreg;
51 //assign Sample_counter = UUT.Datapath_Unit.Sample_counter;
52 //assign Bit_counter = UUT.Datapath_Unit.Bit_counter;
53 //assign SC_lt_7 = UUT.Control_Unit.SC_lt_7;
54 //assign SC_eq_3 = UUT.Control_Unit.SC_eq_3;
55 //assign state = UUT.Control_Unit.state;
56 //assign shift = UUT.Control_Unit.shift;
57 //assign load = UUT.Control_Unit.load;
58
59 //clock cycle
60 always
61   begin
62     Sample_clk = 0;
63     forever #half_cycle Sample_clk = ~Sample_clk;
64   end
65
66 //initialize reset, run sufficient clk cycles to get all desired counts
67 initial
68   begin
69     // Initialize Inputs
70
```

ate: July 06, 2024

UART_RCVR_tb.v

```
71     Serial_in = 3'b000;
72     read_not_ready_in = 0;
73     Sample_clk = 0;
74     rst_b = 0;
75
76     // Apply reset
77     rst_b = 1;
78     #10;
79     rst_b = 0;
80     #10;
81     rst_b = 1; //reset high means system active
82
83     // Test Case 1: Transmit byte (ex: 8'b10101010)
84     Serial_in = 1; // Start bit
85     #104160; // Wait for one bit time (assuming 9600 baud rate)
86
87     Serial_in = 1; // Bit 0
88     #104160;
89
90     Serial_in = 0; // Bit 1
91     #104160;
92
93     Serial_in = 1; // Bit 2
94     #104160;
95
96     Serial_in = 0; // Bit 3
97     #104160;
98
99     Serial_in = 1; // Bit 4
100    #104160;
101
102    Serial_in = 0; // Bit 5
103    #104160;
104
105    Serial_in = 1; // Bit 6
106    #104160;
107
108    Serial_in = 0; // Bit 7
109    #104160;
110
111    Serial_in = 1; // Stop bit
112    #104160;
113
114    // Wait a few cycles
115    #500000;
116
117    #1000;
118    $stop;
119 end
120 endmodule
121
```

RTL Simulation -from book




FIGURE 7-27 Annotated simulation results for *UART_receiver*.

RTL Simulation -from Quartus

Conclusion

When reset is low, this simulation shows that Receiver takes a serial input and creates a word that can be a parallel output. When the reset goes low the process resets.

