



Design #2



Part (1)

- (1) Create a truth table
- (2) Build the K-map
- (3) Find the switching function SOP for y
- (4) Write the Verilog for your design
& test the syntax



Use the design in part (1) to
build a 4bit 2-to-1 MUX



Four_bit_2to1_MUX

Truth Table for Single_bit_Mux :


A	B	Sel	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	0
1	1	0	1
1	1	1	1


$A\bar{Sel}$
 $+ B Sel$

K-map



Part II





Sel	y
00	A
01	B
10	C
11	D

Truth table
for the 4 to 1 Mux

// Testbench module

module

Four_bit_2to1_MUX_TB

name of your
module to be tested

TB for test bench

reg [3:0] fourBit_A_in ;

reg [3:0] fourBit_B_in ;

reg Sel_in ;

wire [3:0] fourBit_Y_out ;

original
inputs of
the UUT

original output
of the UUT

notice that the test
bench module does
not have any ports.
(Simulation)

Four_bit_2to1_MUX

UUT

(fourBit_Y_out, fourBit_A_in,
fourBit_B_in, Sel_in) ;

instantiation of the
module under test

Instance name
Unit Under Test



initial

begin

Time units

#10

four Bit_A_in = 4'b0000 ;

four Bit_B_in = 4'b1111 ;

sel_in = 1 ;

sel_in = 0 ;

#10

four Bit_A_in = 4'b0001 ;

#10

four Bit_A_in = 4'b0010 ;


#10

four Bit_A_in = 4'b1100 ;

:

end

End module



example
initial
block

initial

begin

~~##~~ 100
~~##~~ 100

fourBit_A_in = 4'b0000;

fourBit_A_in = 4'b0001;

fourBit_A_in = 4'b0010;

:

end

example
always
block

always begin

~~##~~ 100

fourBit_A_in = fourBit_A_in + 1;

end

all blocks run in parallel