


State Table				
	next_state		output	
present_state	x_in=0	x_in=1	z1	z2
S_000	S_000	S_001	0	0
S_001	S_001	S_010	0	0
S_010	S_010	S_011	1	0
S_011	S_011	S_100	0	0
S_100	S_100	S_101	0	1
S_101	S_101	S_110	0	0
S_110	S_110	S_111	0	0
S_111	S_111	S_111	0	0

State Table				
	next_state		output	
present_state	x_in=0	x_in=1	z1	z2
S_000	S_000	S_001	0	0
S_001	S_001	S_010	1	0
S_010	S_010	S_011	1	0
S_011	S_011	S_100	0	1
S_100	S_100	S_101	0	1
S_101	S_101	S_110	0	0
S_110	S_110	S_111	0	0
S_111	S_111	S_reset	0	0

S_reset: Needs to low for the FSM to start
if input sequence = 010 then z1=1 and z2=0
if input sequence = 100 then z1=0 and z2=1
S_000: 3Bit input sequence=000
S_001: 3Bit input sequence=001 received
S_010: 3Bit input sequence=010 received
S_011: 3Bit input sequence=011 received
S_100: 3Bit input sequence=100 received
S_101: 3Bit input sequence=101 received
S_110: 3Bit input sequence=110 received
S_111: 3Bit input sequence=111 received





```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 1
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: This is the main module for a Mealy FSM that receives a
7  set of bits and checks if they are equal to z1=010 or z2=100 and takes a decision
8  on whether to reset the machine or keep looking for receiving data and comparing them
9  -----*/
10 module Sequence_100_Detector_Mealy (z2, z1, clk, S_reset, x_in);
11
12 //define the inputs and outputs of the system
13 output reg z2, z1;
14 input      clk, S_reset;
15 input      x_in;
16
17 //define the states
18 reg [2:0] present_state, next_state;
19
20 //define the possible parameter
21 parameter S_000 = 3'b000;
22 parameter S_001 = 3'b001;
23 parameter S_010 = 3'b010; //z1
24 parameter S_011 = 3'b011;
25 parameter S_100 = 3'b100; //z2
26 parameter S_101 = 3'b101;
27 parameter S_110 = 3'b110;
28 parameter S_111 = 3'b111;
29
30 //sequential logic updating the state register (flip flop)
31 always @(posedge clk)
32     if (S_reset) present_state <= S_000;
33     else present_state <= next_state;
34
35 //combination logic determining the next_state and the output state
36 always @ * //trigger the block when there is any change in the signals
37     used in the block
38     case (present_state)
39         S_000 : begin
40             z1 = 1'b0;
41             z2 = 1'b0;
42             if (x_in) next_state = S_001;
43             else next_state = S_000;
44         end
45         S_001 : begin
46             z1 = 1'b0;
47             z2 = 1'b0;
48             if (x_in) next_state = S_010;
49             else next_state = S_001;
50         end
51         S_010 : begin
52             z1 = 1'b1;
53             z2 = 1'b0;
54             if (x_in) next_state = S_011;
55             else next_state = S_010;
56         end
57         S_011 : begin
58             z1 = 1'b0;
59             z2 = 1'b0;
60             if (x_in) next_state = S_100;
61             else next_state = S_011;
62         end
63         S_100 : begin
64             z1 = 1'b0;
65             z2 = 1'b1;
66             if (x_in) next_state = S_101;
67             else next_state = S_100;
68         end
69         S_101 : begin

```

```
69         z1 = 1'b0;
70         z2 = 1'b0;
71         if (x_in) next_state = S_110;
72         else      next_state = S_100;
73     end
74     S_110 : begin
75         z1 = 1'b0;
76         z2 = 1'b0;
77         if (x_in) next_state = S_111;
78         else      next_state = S_110;
79     end
80     S_111 : begin
81         z1 = 1'b0;
82         z2 = 1'b0;
83         if (x_in) next_state = S_111;
84         else      next_state = S_111;
85     end
86 endcase
87 endmodule
```






```


1  /*-----
2  Test Bench for Sequence_100_Detector_Mealy Finite State Machine
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 1
5  Group: Ron Kalin/ Lamin Jammeh
6  -----*/
7
8  module Sequence_100_Detector_Mealy_TB ();
9
10 //define the input and outputs as wires and registers
11 wire z2, z1;
12 reg clk, S_reset;
13 reg x_in;
14
15 //define the internal probes as wires
16 wire [2:0] present_state, next_state;
17
18 //define the unit under test (UUT)
19 Sequence_100_Detector_Mealy UUT (z2, z1, clk, S_reset, x_in);
20
21 //internal probes to make it easy to track the logic and for troubleshooting
22 assign present_state = UUT.present_state;
23 assign next_state = UUT.next_state;
24
25 //generate the clk cycle with a period of 5 ns
26 initial
27 begin
28     clk = 1'b0;
29     forever
30     begin
31         #5 clk = ~clk;
32     end
33 end
34
35 //initialize the reset cycle
36 initial
37 begin
38     S_reset = 1'b1;
39     #30 S_reset = 1'b0;
40     #200 S_reset = 1'b1;
41     #30 S_reset = 1'b0;
42 end
43
44 //test the possible input sequence combination to form the different states
45 initial
46 begin
47     x_in = 1'b0; #15
48
49     begin
50
51         x_in = 1'b0; #10 x_in = 1'b0; #10 x_in = 1'b0; #10; //s_000 sequence
52         x_in = 1'b0; #10 x_in = 1'b0; #10 x_in = 1'b1; #10; //s_001 sequence
53         x_in = 1'b0; #10 x_in = 1'b1; #10 x_in = 1'b0; #10; //s_010 sequence = z1
54         x_in = 1'b0; #10 x_in = 1'b1; #10 x_in = 1'b1; #10; //s_011 sequence
55         x_in = 1'b1; #10 x_in = 1'b0; #10 x_in = 1'b0; #10; //s_100 sequence = z2
56         x_in = 1'b1; #10 x_in = 1'b0; #10 x_in = 1'b1; #10; //s_101 sequence
57         x_in = 1'b1; #10 x_in = 1'b1; #10 x_in = 1'b0; #10; //s_110 sequence
58         x_in = 1'b1; #10 x_in = 1'b1; #10 x_in = 1'b1; #10; //s_111 sequence
59     end
60 end
61
62 // Monitor outputs
63 initial begin
64     $display("x_in____Present_State____Next_State____z1____z1____");
65     $monitor("%b, %b, %b, %b, %b", x_in, present_state, next_state,
66 z1, z2);
67 end
68 endmodule

```



```
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# x_in____Present_State____Next_State____Z1____Z1____
# 0,          xxx,          xxx,          x,          x
# 0,          000,          000,          0,          0
# 1,          000,          001,          0,          0
# 0,          001,          001,          0,          0
# 1,          001,          010,          0,          0
# 0,          010,          010,          1,          0
# 1,          010,          011,          1,          0
# 1,          011,          100,          0,          0
# 1,          100,          101,          0,          1
# 0,          101,          100,          0,          0
# 0,          100,          100,          0,          1
# 1,          100,          101,          0,          1
# 0,          101,          100,          0,          0
# 1,          100,          101,          0,          1
# 1,          101,          110,          0,          0
# 1,          110,          111,          0,          0
# 0,          111,          111,          0,          0
# 1,          111,          111,          0,          0
# 1,          000,          001,          0,          0
# 1,          001,          010,          0,          0
# 1,          010,          011,          1,          0
# 1,          011,          100,          0,          0
# 1,          100,          101,          0,          1
# 1,          101,          110,          0,          0
# 1,          110,          111,          0,          0
# 1,          111,          111,          0,          0
```





The simulation summary shows the following

- Output z1 is high after the S\_reset is low, and when the present state=2 or b010
- Output z2 is high after the S\_reset is low, and when the present state=4 or b100
  - After z2 is high z1 cannot occur until S\_reset gets toggle high and then low