### Name: Ron Kalin / Lamin Jammeh Date: 07/03/24

One of the widely used communication protocols is the UART (Universal Asynchronous Receiver Transmitter). The book pages 388 - 399 have detailed information about UART receiver. Translate the code into a block diagram that includes the DataPath and the Controller modules. Based on the Controller code sketch the state graph of the FSM, and based on the DataPath design, sketch the internal registers, the dataflow through them and what control signals they wait for to complete a data transmission or state transition.

Main objective: understand how the UART receiver works.

#### **Block Diagram**




FIGURE 7-25 Block diagram of UART\_receiver, including the interface signals between the control unit and the datapath unit.

The state machine has the following primary (external) inputs and status inputs:

read\_not\_ready\_in signals that the host is not ready to receive data

 $Ser\_in\_0$  asserts while  $Serial\_in$  is 0  $SC\_eq\_3$  asserts while  $Sample\_counter = 3$   $SC\_lt\_7$  asserts while  $Sample\_counter < 7$   $BC\_eq\_8$  asserts while  $Bit\_counter = 8$   $Sample\_counter$  counts the samples of a bit

Bit\_counter counts the bits that have been sampled

The state machine produces the following outputs:

read\_not\_ready\_out signals that the receiver has received 8 bits

clr\_Sample\_counter
inc\_Sample\_counter
clr\_Bit\_counter
inc\_Bit\_counter
inc\_Bit\_counter
inc\_Bit\_counter
inc\_Bit\_counter

shift causes RCV\_shftreg to shift towards the LSB load causes RCV\_shftreg to transfer data to RCV\_datareg Error1 asserts if host is not ready to receive data after last bit

has been sampled


Error2 asserts if the stop-bit is missing

### **ASMD Flow chart -Controller Rx**

# $RCV\_shiftreg <= \{Serial\_in, RCV\_shiftreg \{word\_size-1: 0 \}$ $Bit\_counter <= Bit\_counter +1$ Sample\_counter <= Sample\_counter +1 idlerst b Ser\_in\_0 (clr\_Sample\_counter) (inc\_Sample\_counter) starting Ser\_in\_0 1 SC\_eq\_ RCV\_datareg <= RCV\_shftreg Sample\_counter <= 0 (clr\_Sample\_counter) receiving shift (inc\_Sample\_counter) inc\_Bit\_counter SC\_lt\_7 (clr\_Sample\_counter) BC\_eq\_8 $Bit\_counter <= 0$ read\_not\_ready\_out (Error2) clr\_Bit\_counter/ load read\_not\_ready\_in Ser\_in\_0


### FSM Diagram for Controller Rx- read directly from ASMD graph

- green text indicates this will be sent to Rx Datapath
- blue text indicates input or internal to the Rx Controller
- red text indicates output to the Transmitter (Tx)



Note: Ser\_in\_0 asserts if Serial\_in is 0 SC\_eq\_3 asserts if Sample\_counter = 3 SC\_lt\_7 asserts while Sample\_counter < 7 BC\_eq\_8 asserts if Bit\_counter = 8

### FIGURE 7-26 ASMD chart for UART\_receiver.



idle	starting	(Ser_in_0),(rst_b)
idle	idle	(!Ser_in_0) + (Ser_in_0).(!rst_b)
receiving	receiving	(IBC_eq_8).(rst_b) + (BC_eq_8).(SC_lt_7).(rst_b)
receiving	idle	(!BC_eq_8).(!rst_b) + (BC_eq_8).(!SC_lt_7) + (BC_eq_8).(SC_lt_7).(!rst_b)
starting	receiving	(SC_eq_3).(Ser_in_0).(rst_b)
starting	starting	(inc_Sample_counter).(rst_b)
starting	idle	(!Ser_in_0) + (Ser_in_0).(!rst_b)

## **Datapath Register Diagram**

DataPath register data is read directly from the given ASMD graph (flowchart similar graph).

