
```
// ee417 lesson 11 Assignment 1 L11A1
     // Name: Ron Kalin, Date: 07-25-24 Group: Kalin/Jammeh
 3
     // Design: FIFO using common clock for reading and writing, with reset.
     // FIFO has input & output data ports, & flags denoting status of the stack (full or empty).
 5
     // FIFO module should not support simultaneous read & write, and gives preference to the
 6
     // parameters are used for the stack height and width. starting point: data width=5 & stack
     height=8
                                       // data path from FIFO
// flag asserted high for empty stack
7
     module FIFO ( Data_out,
8
                     stack_empty,
                     stack_almost_empty,
stack_full, // flag asserted high for full stack
9
10
11
                     stack_almost_full,
                     Data_in, // data path into FIFO
write_to_stack, // input controlling write to stack
read_from_stack, // input controlling read to stack
clk, // clock
12
13
14
15
16
                                       // reset
                     rst );
                                       // width of stack and data points (bit length of word)
17
     parameter stack_width = 5;
                                       // height of stack (# of words)
18
     parameter stack_height = 8;
19
     parameter stack_ptr_width = $clog2(stack_height); //3;// pointer width stack addresses,
     log2 fcn = no. bits to represent addr for all values in stack
20
21
     output [stack_width -1 : 0]
                                         Data_out;
22
     output
                                         stack_empty, stack_full;
23
     output
                                         stack_almost_empty, stack_almost_full;
24
     input
            [stack_width -1 : 0]
                                         Data_in;
                                         write_to_stack, read_from_stack;
25
     input
26
     input
                                         clk, rst;
27
28
     // Pointers for reading and writing
          [stack_ptr_width_1 : 0]
29
                                        read_ptr, write_ptr;
                                        ptr_diff; //pointer difference
Data_out; //declaring as output register
30
           [stack_ptr_width
                               : 0]
     reg
           [stack\_width -1 : 0]
31
     reg
32
           [stack_width -1:0]
                                        stack [stack_height -1 : 0]; // memory array
     reg
33
     /*assign stack_empty = (ptr_diff == 0) ? 1 : 0; //1'b1 : 1'b0; //single bit setup assign stack_full = (ptr_diff == stack_height) ? 1 : 0; //1'b1 : 1'b0;*/
34
35
36
37
     assign stack_empty = (ptr_diff == 0) ? 1 : 0; //stack fullness indicators
38
     assign stack_full = (ptr_diff == stack_height) ? 1 : 0;
39
     assign stack_almost_empty = (ptr_diff == 1) ? 1 : 0;
40
     assign stack_almost_full = (ptr_diff == stack_height-1) ? 1 : 0;
41
42
     always @ (posedge clk or posedge rst)
43
     begin
44
     if (rst) begin
45
           Data_out <= 0; // reset output and pointers to zero
46
           read ptr <= 0:
47
           write_ptr <= 0;
48
           ptr_diff <= 0;
49
     end
50
51
     else begin
52
             if ( (read_from_stack) && (!stack_empty) ) //prioritize reading over writing
53
                 begin Data_out <= stack [read_ptr];//send stack to data_out</pre>
                                                         // incr read pointer
// decr pointer diff
54
                         read_ptr
                                    <= read_ptr + 1;
                         ptr_diff <= ptr_diff - 1;</pre>
55
56
                 end
57
                       ( (write_to_stack) && (!stack_full) )
             else if
58
                         stack [write_ptr] <= Data_in; //send stack to data_in</pre>
59
                                              <= write_ptr + 1;// incr write pointer
                         write_ptr
60
                         ptr_diff
                                              <= ptr_diff + 1; // incr pointer diff
61
                 end
62
          end
     end
63
64
     endmodule
```

Date: July 27, 2024 Project: FIFO



Revision: FIFO

```
//Name: Ron Kalin EE417 Summer 2024, Date: 07/25/24
     //Group: Ron Kalin/ Lamin Jammeh
 3
     //Lesson 11 HW Question 01. Project: test-bench for FIFO
 4
     module FIFO_tb ();
                                    // width of stack and data paths (word length)
 5
                 stack_width = 5;
     parameter
 6
                                    // height of stack (# of words)
     parameter
                 stack_height = 8;
7
     parameter stack_ptr_width = $clog2(stack_height); //3;// width of pointer to address stack
8
     //declare outputs and inputs
9
         [stack\_width -1 : 0]
                                 Data_out;
     wire
10
                                  stack_empty, stack_full;
     wire
11
     wire
                                  stack_almost_empty, stack_almost_full;
12
           [stack\_width -1 : 0]
                                 Data_in;
     reg
13
           [stack_width -1 : 0]
     reg
                                 Data_in_array [stack_height-1 : 0]; //internal register array
     of data
14
     reg
                                  clk, rst;
15
     reg
                                 write_to_stack, read_from_stack;
16
17
     wire [stack_width-1: 0]
                                  stack0, stack1, stack2, stack3,
                                  stack4, stack5, stack6, stack7;
18
19
     wire [stack_ptr_width-1: 0] read_ptr, write_ptr;
20
     wire [stack_ptr_width : 0] ptr_diff; //pointer difference
21
     integer
                                  1;
22
23
     //initialize the unit under testM1
24
     FIFO M1 (Data_out, stack_empty, stack_almost_empty, stack_almost_full, stack_full,
     Data_in,
25
                write_to_stack, read_from_stack, clk, rst );
26
     // assign probe wires for troubleshooting and visibility
27
     assign
              stack0 = M1.stack [0];
28
     assign
              stack1 = M1.stack [1];
29
     assign
              stack2 = M1.stack [2];
30
              stack3 = M1.stack [3];
     assign
31
              stack4 = M1.stack [4];
     assign
32
              stack5
                     = M1.stack [5];
     assign
33
              stack6 = M1.stack [6];
     assign
              stack7 = M1.stack [7];
34
     assign
35
     assign read_ptr = M1.read_ptr;
36
     assign write_ptr = M1.write_ptr;
37
     assign ptr_diff = M1.ptr_diff;
38
     always begin clk = 0; forever #5 clk = ~clk; end // create clock
39
40
     initial #1500 $stop;
41
42
     initial begin
43
        #10
             rst = 1; #40 rst = 0;
                                          \#420 rst = 1; \#460 rst = 0; end // cycle reset
44
45
     initial begin
        $readmemb ("FIFO_Input_Data.txt", Data_in_array); // read data to Data_in_array from
46
     text file saved in simulation path
47
48
49
     initial begin
50
     //#80 Data_in = 1; forever #10 Data_in = Data_in + 1; //manual method for creating Data_in
51
        #80 Data_in = 1;
52
        for (j=0; j<stack_height; j=j+1)
53
          begin
54
            Data_in = Data_in_array[j]; // data in coming from text file
            $display("Data_out: %u, Data_in: %u", Data_out, Data_in);
55
56
          end //for
57
     end
58
59
     initial fork // cycling read/write inputs
60
        # 80 write_to_stack = 1;
61
        #180 write_to_stack = 0;
62
        #250 \text{ read\_from\_stack} = 1;
63
        #350 read_from_stack = 0;
64
        #420 \text{ write\_to\_stack} = 1;
65
        #480 \text{ write\_to\_stack} = 0;
66
       join
```

Project: FIFO

```
67
 68
69
70
71
72
 stack_full );
73
 end
74
75
 endmodule
```

Revision: FIFO

