Name: Ron Kalin / Lamin Jammeh Date: 06/26/24


Multiplier Assignment EE 417.pdf

Design an optimized DataPath controller. The DataPath module and the top module are given in the attached file:


Design the controller that will complete the full design. Create a testbench and test the multiplier. Combine the code, StateGraph of the controller and the simulation results in one pdf file.

Assignment: DataPath Controller:

Consider the following technique used for combinational binary multiplying. If you want to multiply 215 by 23, you can add $(215*2^0 + 215*2^1 + 215*2^2 + 215*2^4 = 215*1 + 215*2 + 215*4 + 215*16 = 215(1+2+4+16) = 215(23)$) To get the power 2 multiples of the multiplicand, all what we need to do is to shift it to the right as many positions as the exponent or power value. This is an optimized method compared to adding the multiplicand 23 times! Design the Multiplier operation using a DataPath design layout. Test your design and verify the functionality.



The following is the datapath idea of operation:



Experimentation

Built a quick calculator which demostrates better than example how this system works.

Built a quick t	·	· · · · · · · · · · · · · · · · · · ·	indico better	· CAUTT	PIC HOW	tillo by	terri works.		
	Result	195							
						Dec		ĺ	
		Value Dec	Value Bin	LSB Mult	State	Prod	Bin Prod	ĺ	
Multiplicand	Word 1	15	1111					ĺ	
Multiplier	Word 2	13	1101	1	Add	15	1111	ĺ	
					Shift	Shift r	t must follow		
Multiplicand	Word 1	30	11110					ĺ	
Multiplier	Word 2	6	110	0	Shift	15	1111	ĺ	
Multiplicand	Word 1	60	111100					ĺ	
Multiplier	Word 2	3	11	1	Add	75	1001011	ĺ	
					Shift	Shift r	ado		
Multiplicand	Word 1	120	1111000					ĺ	
Multiplier	Word 2	1	1	1	Add	195	11000011	ĺ	
					Shift	Shift must follow a			
Multiplicand	Word 1	240	11110000					ĺ	
Multiplier	Word 2	0			Latch	195	11000011	ĺ	
					1			ı	

Product= Product+Multiplicand

Design Methodology

The top level module and Datapath were given below. A couple additions to code given were made in order for it to be synthesized.

```
word1, word2,
                  Load_words, Shift, Add, latch,
                  clk, rst);
 parameter L_WORD= 4;
                                    product, final_product;
multiplier_LSB;
              [2*L_WORD-1: 0]
 output reg
 output
 input
               [ L_WORD-1: 0]
                                    word1, word2;
 input
                                     Load_words, Shift, Add, latch;
 input
                                    clk, rst:
            [2*L_WORD-1: 0]
                                 multiplicand;
 reg
 reg
              L_WORD-1: 0]
                                 multiplier;
 assign multiplier_LSB = multiplier[0];
 assign zero_flag
                         - (multiplier -- 0);
always @ (posedge clk)
    begin
                           begin multiplier
          if (rst)
                                                 <= 0;
                                                <= 0;
                                 multiplicand
                                                 <= O;
                                 product <= 0;
final_product <= 0;
                                                        end
    else if (Load_words) begin multiplicand <= word1;
                                 multiplier
                                                <= word2: |
                                 product
                                                 <- 0;
                                  final_product <= 0;
                                                          end
    else if (Shift)
                           begin multiplier
                                                <= multiplier >> 1;
                                 multiplicand
                                               <= multiplicand << 1; end
    else if (Add)
else if (latch)
                           begin product <= product+ multiplicand;
begin final_product <= product; end</pre>
                                                                             end
    end
```

endmodule


The following is the suggested top module. The module should raise a ready flag when it is ready to load new input words. The user should activate a start input to indicate that a new multiplication operation needs to be started.

```
module Sequential_Multiplier (product, final_product,
                                 Ready, start,
word1, word2,
                                 clk, rst);
                                                         // Datapathsize
parameter
                               L_WORD= 4;
             [2*L_WORD-1: 0] product, final_product;
output
output
                               Ready;
                               word1, word2;
             [L_WORD -1: 0]
input
input
                               start, clk, rst;
wire multiplier_LSB, Load_words, shift, Add, latch, zero_flag;
                  (product, final_product,
  multiplier_LSB, zero_flag,
patapath M1
                   word1, word2,
                   Load_words, shift, Add, latch,
                   clk, rst);
                  (Load_words, shift, Add, latch,
Controller M2
                   Ready, multiplier_LSB, start, zero_flag,
                   clk, rst);
```


endmodule

A block diagram and Finite State Machine (FSM) were developed from the Datapath in order to design the Controller code. Ready was added as an output to the Datapath and as an input to the Controller.

Block Diagram



FSM for Controller



```
)ate: June 28, 2024
            ee417 lesson 7 Assignment 1 L7A1
         // Name: Ron Kalin, Date: 06-25-24 Group: Kalin/Jammeh
// Design: Sequential_multiplier
         5
    6
                                          clk, rst);
L_WORD =4; //Datapathsize
   10
         parameter
                      [2*L_WORD-1: 0] product, final_product;
   11
         output
         output
                                          Ready;
                                          word1, word2;
start, clk, rst;
   13
         input
                      [L_WORD -1: 0]
   14
         input
   15
   16
         reg [L_WORD-1:0] mcand, mult;
   17
         wire multiplier_LSB, Load_words, shift, Add, latch, zero_flag;
wire [L_WORD-2:0] state;
   18
   19
   20
   21
                           (product, final_product,
                            Ready, multiplier_LSB, zero_flag,
word1, word2,
Load_words, shift, Add, latch,
   22
   23
   24
   25
                            clk, rst);
   26
         27
   28
   29
   30
   31
         endmodu le
   32
   33
         //Datapath
   34
         module Datapath (product, final_product,
   35
                               Ready, multiplier_LSB, zero_flag,
                               word1, word2,
Load_words, shift, Add, latch,
   36
37
   38
                               clk, rst);
   39
         parameter L_WORD = 4; //declare parameter values
   40
   41
   42
         //declare outputs and input
   43
         output reg [2*L_WORD-1:0] product, final_product;
                                          Ready;
multiplier_LSB, zero_flag;
   44
         output reg
   45
         output
                                          word1, word2;
Load_words, shift, Add, latch;
                       [ L_WORD -1:0]
   46
         input
   47
         input
   48
         input
                                          clk, rst;
         //declare internal wires
reg [2*L_WORD-1: 0]
   49
   50
                                          multiplicand;
   51
         rea
                  [ L_WORD-1: 0]
                                         multiplier;
   52
         //assign values
         assign multiplier_LSB = multiplier[0]; //least significant bit of multiplier assign zero_flag = (multiplier == 0);//if multiplier=all zeros, zero_flag=1
   53
   54
   55
         //create always block
always @ (posedge clk)
   56
   57
   58
          begin
                  if (rst)
   59
                                      begin multiplier
                                                                <= 0;//if reset =1 then zero
   60
                                              multiplicand <= 0;
                                              product
   61
                                                                <= 0;
                                               final_product <= 0;
   62
   63
                                                                <= 1; end//ready high= accept input words
                                              Ready
           else if (Load_words) begin multiplicand
multiplier 
= word1;//Load_words=1

= word2;//then m..cand gets value of word1
   64
   65
                                              product <= 0; //mult gets value word2
final_product <= 0; //prod and final_prod=0
Ready <= 0; end//ready low means calculate
multiplier <= multiplier >> 1; //shift right 1
multiplicand <= multiplicand << 1: //shift left 1
   66
   67
   68
   69
           else if (shift)
                                       begin multiplier
   70
)ate: June 28, 2024
                                                      Sequential_multiplier.v
                                               Ready
                                                                   <= 0; end
                                                                  <= product + multiplicand;
<= 0; end
   72
73
            else if (Add)
                                        begin product
                                       Ready <= 0; end
begin final_product <= product; //adding done
Ready <= 1; end //ready for new input
            else if (latch)
   74
   75
   76
            else
   77
           end
   79
         endmodu le
   80
```

```
81
     //controller
     module controller (Load_words, shift, Add, latch, state,
82
```

```
Ready, multiplier_LS8, start, zero_flag,
clk, rst);
//parameter L_WORD= 4; //declare parameter values
   83
   85
   86
   87
           //declare outputs/inputs, control unit only handles single bit inputs and outputs
          output reg Load_words, shift, Add, latch;
output reg [2:0] state;
input Ready, multiplier_LSB, start, zero_flag;
   88
   89
   91
           input
                          clk, rst;
   92
          reg [2:0] next_state; //3 bits for up to 8 states //build code from FSM diagram
   94
   95
           //declare states from FSM
   96
          parameter idle = 3'b000;
parameter loading = 3'b001;
parameter loaded = 3'b010;
   97
   98
   99
  100
           parameter add
                                    = 3'b011;
          parameter shft
parameter buff
  1.01
                                    = 3'b100;
  102
                                    = 3'b101;
  103
          parameter 1tch
  1.04
  105
          always @ (posedge clk)
          if (rst) state <= idle;
  else state <= next_state;</pre>
  106
  107
  108
          always @ *
  109
  110
             //assign probe <= state;
            case (state)
  111
  112
                 idle: begin
  113
                             Load_words = 1'b0;
                                        = 1'b0;
= 1'b0;
  114
                             latch
  115
  116
                             shift
                                             = 1'b0;
                             if (Ready && start) next_state = loading;
    else    next_state = idle;
  117
  118
  119
                loading: begin
                             Load_words = 1'b1;
  120
                                          = 1'b0;
  121
                             latch
                             Add
                                            = 1'b0;
= 1'b0;
  122
                             shift
  123
                next_state = loaded; end
loaded: begin //2nd load stage is needed because input data changes
  124
  125
 126
                             Load_words = 1'b0; //1 cycle is needed to look at the change
                                            = 1'b0:
                             latch
                                            = 1'b0;
= 1'b0;
  128
                             Add
                             shift
  129
                             if (multiplier_LSB) next_state = add;
  130
  131
                                              else
                                                         next_state = shft;
  132
                add: begin
                            Load_words = 1'b0:
  133
                                        = 1'b0;
= 1'b1;
                             latch
  135
                             Add
                                                           //output changes
                                            = 1'b0;
                             shift
  136
  137
                             next_state = shft;
                                                             end //shift always follows after an add
                shft: begin

Load_words = 1'b0;


latch = 1'b0;
  138
  139
  140
                                                       Sequential multiplier.v
                                                                                                       Project: Sequential mu
Date: June 28, 2024
               Add = 1'b0;
shift = 1'b1;
next_state = buff;
buff: begin //buffer state needed after shift because input data changes
Load_words = 1'b0; //1 cycle is needed to take a look at the change
  141
  143
  144
  146
147
                          latch
                          Add = 1'b0;

shift = 1'b0;


if (multiplier_LSB) next_state = add;

else if (zero_flag) next_state = ltch;
  148
  150
                                           else
                                                    next_state = shft;
  151
         end
ltch: begin
  152
153
                          Load_words = 1'b0;
                                    = 1'b0;
= 1'b0;
= 1'b1;
  154
                          Add
                           shift
  156
                          latch
                          next_state = loading; end //cycle back to loading stage
  158
  159
          //below is initial pseudocode
          //below is initial pseudocode
//if rst=1 then load_words=0, shift=add=latch=0
//if rst=0 and start=1 and ready=1 then load_words=1, shift=0, add=0, latch=0
//if rst=0 and start=1 and ready=0 then
//if multiplier_LSB=0 then load_words=0, shift=1, add=0, latch=0
  160
  161
  163
  164
  165
             //else if multiplier_LSB=1 then load_words=0, shift=0, add=1, latch=0
  166
             //else if zero_flag=1
  167
                                              then load_words=0, shift=0, Add=0, latch=1, ready=1 ...done
  168
          endcase
endmodule
  170
  171
```


RTL Viewer



As you can see the actual block diagram looks remarkably similar to the one that was conceptualized at the beginning of the project copied below. **Block Diagram**




```
ate: June 28, 2024
                                                              Sequential_multiplier_tb.v
                                                                                                                           Project: Sequential_multiplie
         3
   6
          module Sequential_multiplier_tb ();
        10
          //set the parameters wires and registers
  11
  12
  13
14
15
  16
17
18
  19
  20
  21
  23
  25
         28
  29
  30
  31
  32
          //assign stateProbe = UUT.state;
assign stateProbe2 = UUT.M2.state; //UUT=top module, M2 =submodule instance name, state is
register
  36
  37
          register
assign multiplierProbe = UUT.M1.multiplier;
assign multiplicandProbe = UUT.M1.multiplicand;
  39
  40
          //instantiate clock initial
               43
  44
  45
46
47
                                               clk = ~clk;
  48
  49
                    if (cycles == cycle_time) disable clock_loop;
  51
  52
          //define input words and observe the outputs
initial begin
start = 1; //start to high means start process
rst = 1; //reset high will set everything to zero and ready to high
multiplicand1 = 8'b0000_0101; //initialize both words random test value
multiplier2 = 4'b0101;
to ret = 0.4'reset low
  53
  55
  56
57
             multiplier2 = 4'b0101
#10 rst = 0;//reset low
#cycle_time
  60
             #cycle_time
rst =1;
multiplicand1 = 8'b0000_1111; //initialize both words random test values
multiplier2 = 4'b1101;
#10 rst = 0;
#cycle_time //disable clock_loop;
  61
  62
63
64
  65
         //end
multiplier2 = 4'b0000;
multiplicand1 = 8'b0000_0000;
forever begin: input loop
  68
  69
ate: June 28, 2024
                                                              Sequential_multiplier_tb.v
                                                                                                                           Project: Sequential_multiplier
               multiplier2 = multiplier2 + 1'b1; //increment multiplier
if (multiplier2 == 4'b1111) begin //if multiplier reaches max value
multiplier2 = 4'b0001; //reset multiplier to one
multiplicand1 = multiplicand1 + 1'b1;//incr multiplicand
   71
72
73
74
               end
if (multiplicand1 == 8'b1111_1111 && multiplier2 == 4'b1111) begin //both reach max value
disable input_loop; disable clock_loop; end
#cycle_time;
   75
76
77
   78
              end
   79
          end
            ///monitor and display the output
           initial begin
Smonitor("multiplicand1 = %b: multiplier2 = %b: stateProbe2=%d: product=%d: final_product=%d:",multiplicand1, multiplier2, stateProbe2,product, final_product);
   82
   83
   85
               end
          endmodule
```



Times table below for a 4-bit multiplicand and multiplier

multiplicand1		multiplier2														
	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	(
1	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
2	0	2	4	6	8	10	12	14	16	18	20	22	24	26	28	30
3	0	3	6	9	12	15	18	21	24	27	30	33	36	39	42	45
4	0	4	8	12	16	20	24	28	32	36	40	44	48	52	56	60
5	0	5	10	15	20	25	30	35	40	45	50	55	60	65	70	75
6	0	6	12	18	24	30	36	42	48	54	60	66	72	78	84	90
7	0	7	14	21	28	35	42	49	56	63	70	77	84	91	98	105
8	0	8	16	24	32	40	48	56	64	72	80	88	96	104	112	120
9	0	9	18	27	36	45	54	63	72	81	90	99	108	117	126	135
10	0	10	20	30	40	50	60	70	80	90	100	110	120	130	140	150
11	0	11	22	33	44	55	66	77	88	99	110	121	132	143	154	165
12	0	12	24	36	48	60	72	84	96	108	120	132	144	156	168	180
13	0	13	26	39	52	65	78	91	104	117	130	143	156	169	182	195
14	0	14	28	42	56	70	84	98	112	126	140	154	168	182	196	210
15	0	15	30	45	60	75	90	105	120	135	150	165	180	195	210	22



Conclusion

When reset is low, this simulation shows that the two words, multiplicand and multiplier are multiplied together to give the result final_product. When the reset goes high the process resets.

 $Random\ samples\ of\ the\ final_product\ can\ be\ correlated\ to\ the\ times\ table\ given\ above.$