```
/*-----
1
    Test Bench for Sequence_100_Detector_Mealy Finite State Machine
2
3
    CLass: EE417 Summer 2024
    Lesson 04 HW Question 1
5
    Group: Ron Kalin/ Lamin Jammeh
     ----*/
6
7
8
    module Sequence_100_Detector_Mealy_TB();
9
10
    //define the input and outputs as wires and registers
11
    wire z2, z1;
12
          clk, S_reset;
    reg
13
    reg
          x_in;
14
15
    //define the internal probes as wires
16
    wire [2:0] present_state, next_state;
17
18
     //define the unit under test (UUT)
19
    Sequence_100_Detector_Mealy UUT (z2, z1, clk, S_reset, x_in);
20
21
    //internal probes to make it easy to track the logic and for troubleshooting
22
    assign present_state = UUT.present_state;
23
    assign next_state = UUT.next_state;
24
25
    //generate the clk cycle with a period of 5 ns
26
    initial
27
       begin
28
          clk = 1'b0;
29
          forever
30
          begin
31
             #5 clk = \simclk;
32
          end
33
       end
34
35
    //initialize the reset cycle
36
    initial
37
       begin
38
          S_reset = 1'b1;
          #30 S_reset = 1'b0;
39
40
          #200 S_reset = 1'b1;
41
          #30 S_reset = 1'b0;
42
       end
43
44
    //test the possible input sequence combination to form the different states
45
    initial
46
       begin
47
          x_{in} = 1'b0; #15
48
49
          begin
50
             x_{in} = 1'b0;
51
                            #10
                                  x_{in} = 1'b0;
                                                 #10 x_in = 1'b0; #10;
                                                                        //S_000 sequence
             x_{in} = 1'b0:
52
                            #10
                                  x_{in} = 1'b0;
                                                 #10 x_in = 1'b1; #10;
                                                                         //S_001 sequence
             x_{in} = 1'b0;
                                  x_{in} = 1'b1;
                                                 #10 x_in = 1'b0; #10;
                                                                         //s_010
53
                            #10
                                                                                  sequence = z1
54
             x_{in} = 1'b0;
                            #10
                                  x_in = 1'b1;
                                                 #10 x_in = 1'b1;
                                                                   #10;
                                                                         //s_011
                                                                                  sequence
                                  x_{in} = 1'b0;
                                                 #10 x_in = 1'b0;
55
             x_{in} = 1'b1;
                                                                         //s_100 sequence = z2
                            #10
                                                                   #10;
                                  x_{in} = 1'b0;
                                                #10 x_in = 1'b1;
                                                                         //s_101
56
             x_{in} = 1'b1;
                            #10
                                                                  #10;
                                                                                  sequence
57
             x_{in} = 1'b1;
                                  x_{in} = 1'b1;
                                                #10 x_in = 1'b0;
                                                                         //S_110
                            #10
                                                                  #10;
                                                                                  sequence
                                                                         //S_111 sequence
             x_{in} = 1'b1;
                                  x_{in} = 1'b1;
                                                #10 x_in = 1'b1; #10;
58
                            #10
59
          end
60
       end
61
62
       // Monitor outputs
63
        initial begin
            $display("x_in___Present_State____Next_State___
$monitor("%b, %b, %b, %b, %b", x
64
                                                               _z1__
                                                                     __z1__
                                                                           _);
                                              %b, %b", x_in, present_state, next_state,
65
    z1, z2);
66
        end
    endmodule
67
```