


## Lesson 8 Universal Asynchronous Receiver Transmitter

One of the widely used communication protocols is the UART (Universal Asynchronous Receiver Transmitter). The book pages 388 - 399 have detailed information about UART receiver. Translate the code into a block diagram that includes the DataPath and the Controller modules. Based on the Controller code sketch the state graph of the FSM, and based on the DataPath design, sketch the internal registers, the dataflow through them and what control signals they wait for to complete a data transmission or state transition.

Main objective: understand how the UART receiver works.

## Block Diagram



**FIGURE 7-25** Block diagram of *UART\_receiver*, including the interface signals between the control unit and the datapath unit.


The state machine has the following primary (external) inputs and status inputs:

<i>read_not_ready_in</i>	signals that the host is not ready to receive data
<i>Ser_in_0</i>	asserts while <i>Serial_in</i> is 0
<i>SC_eq_3</i>	asserts while <i>Sample_counter</i> = 3
<i>SC_lt_7</i>	asserts while <i>Sample_counter</i> < 7
<i>BC_eq_8</i>	asserts while <i>Bit_counter</i> = 8
<i>Sample_counter</i>	counts the samples of a bit
<i>Bit_counter</i>	counts the bits that have been sampled

The state machine produces the following outputs:

<i>read_not_ready_out</i>	signals that the receiver has received 8 bits
<i>clr_Sample_counter</i>	clears <i>Sample_counter</i>
<i>inc_Sample_counter</i>	increments <i>Sample_counter</i>
<i>clr_Bit_counter</i>	clears <i>Bit_counter</i>
<i>inc_Bit_counter</i>	increments <i>Bit_counter</i>
<i>shift</i>	causes <i>RCV_shftreg</i> to shift towards the LSB
<i>load</i>	causes <i>RCV_shftreg</i> to transfer data to <i>RCV_datareg</i>
<i>Error1</i>	asserts if host is not ready to receive data after last bit has been sampled
<i>Error2</i>	asserts if the stop-bit is missing

## ASMD Flow chart -Controller Rx





Note:  $\text{Ser\_in\_0}$  asserts if  $\text{Serial\_in}$  is 0  
 $\text{SC\_eq\_3}$  asserts if  $\text{Sample\_counter} = 3$   
 $\text{SC\_lt\_7}$  asserts while  $\text{Sample\_counter} < 7$   
 $\text{BC\_eq\_8}$  asserts if  $\text{Bit\_counter} = 8$

FIGURE 7-26 ASMD chart for UART\_receiver.

## FSM Diagram for Controller Rx- read directly from ASMD graph

- green text indicates this will be sent to Rx Datapath
- blue text indicates input or internal to the Rx Controller
- red text indicates output to the Transmitter (Tx)



Source State	Destination State	Condition
1 idle	starting	$\{\text{Ser\_in\_0}\}(\text{rst\_b})$
2 idle	idle	$\{\text{Ser\_in\_0}\} + \{\text{Ser\_in\_0}\}(\text{rst\_b})$
3 receiving	receiving	$\{\text{BC\_eq\_8}\}(\text{rst\_b}) + \{\text{BC\_eq\_8}\}(\text{SC\_lt\_7})\}(\text{rst\_b})$
4 receiving	idle	$\{\text{BC\_eq\_8}\}(\text{rst\_b}) + \{\text{BC\_eq\_8}\}(\text{SC\_lt\_7}) + \{\text{BC\_eq\_8}\}(\text{SC\_lt\_7})\}(\text{rst\_b})$
5 starting	receiving	$\{\text{SC\_eq\_3}\}(\text{Ser\_in\_0})\}(\text{rst\_b})$
6 starting	starting	$\{\text{inc\_Sample\_counter}\}(\text{rst\_b})$
7 starting	idle	$\{\text{Ser\_in\_0}\} + \{\text{Ser\_in\_0}\}(\text{rst\_b})$

### Datapath Register Diagram

DataPath register data is read directly from the given ASMD graph (flowchart similar graph).

