

```


1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 08 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: Control_Unit for Reciever (Rx) will control the datapath for the
7  UART Rx. Once the Data is Transmitted by the Host processor, the Control_Unit will
8  perform several checks before allowing the Datapath to load the recieved data
9  -----*/
10
11 module Control_Unit_Rx #(parameter word_size = 8,
12                          parameter half_word = word_size/2,
13                          parameter Num_state_bits = 2
14                        )
15     //state the outputs of the Controller Unit
16     output reg read_not_ready_out,
17     output reg Error1,
18     output reg Error2,
19     output reg clr_Sample_counter,
20     output reg inc_Sample_counter,
21     output reg clr_Bit_counter,
22     output reg inc_Bit_counter,
23     output reg shift,
24     output reg load,
25     //define the inputs of the Controller Unit
26     input read_not_ready_in,
27     input Ser_in_0,
28     input SC_eq_3,
29     input SC_lt_7,
30     input BC_eq_8,
31     input Sample_clk,
32     input rst_b
33 );
34
35 //Parameterize the different states of the Controller Unit as a 2-bit one-hot counter
36 parameter idle      = 2'b00;
37 parameter starting  = 2'b01;
38 parameter receiving = 2'b10;
39
40 //define the internal registers for state, next_stae and shift_reg
41 reg [word_size-1:0] Rx_shftreg; //creates a temp register of 8-bits to
store the received data
42 reg [Num_state_bits-1:0] state, next_state; //creates temp register of 2-bits for
the stae transition
43
44 //state Transition logic
45 always @(posedge Sample_clk)
46     if (rst_b == 1'b0)
47         state <= idle;
48     else state <= next_state;
49     /*----- for the State Transition-----
50     ---if reset is low (0) the controller unit will remain in idle
51     ---if reset is high (1) the controller will move to the next-state----*/
52
53 //create a initial or default condition for the controller
54 always @(state, Ser_in_0, SC_eq_3, SC_lt_7, read_not_ready_in)
55     begin
56         read_not_ready_out = 0;
57         clr_Sample_counter = 0;
58         clr_Bit_counter    = 0;
59         inc_Sample_counter = 0;
60         inc_Bit_counter    = 0;
61         shift              = 0;
62         Error1             = 0;
63         Error2             = 0;
64         load               = 0;
65         next_state         = idle;
66         //create the Next State logic
67         case (state)


```

```

68         idle: if (Ser_in_0 == 1'b1)
69             next_state = starting;
70         else next_state = idle;
71     /*-----@ idle-----
72     --- if Ser_in_0 is high (1) move to starting state-----
73     --- if Ser_in_0 is low (0) remain idle-----*/
74     starting: if (Ser_in_0 == 1'b0)
75         begin
76             next_state = idle;
77             clr_Sample_counter = 1;
78         end //keep receiving the Ser_in_0 = 1'b0 until
the next else if condition is met
79         else if (SC_eq_3 == 1'b1)
80             begin
81                 next_state = receiving;
82                 clr_Sample_counter = 1;
83             end //once Sample_counter = 3 then move to the
receiving state and clr_Sample_counter
84         else
85             begin
86                 inc_Sample_counter = 1;
87                 next_state = starting;
88             end // when the if conditons are false remain @
starting and increment the Sample_counter
89         receiving: if (SC_lt_7 == 1'b1)
90             begin
91                 inc_Sample_counter = 1;
92                 next_state = receiving;
93             end //Keep receiving data as long as SC less than
7 is high (1) and remain the receiving state
94         else //once SC_lt_7 drops low the current data
package is completed
95             begin
96                 clr_Sample_counter = 1; //clr the Sample_counter and check
the next if condition
97                 if (!BC_eq_8) //if BC_eq_8 is not true or low
98                     begin
99                         shift = 1; //send shift high to the Datapath
100                         inc_Bit_counter = 1;
101                         next_state = receiving;
102                     end //keep shift as ong as BC_eq_8 is false and
remain in receiving state
103                 else
104                     begin
105                         next_state = idle; //if BC_eq_8 id high move to idle
106                         read_not_ready_out = 1; //and send read_not_ready_out to
the Datapath
107                         clr_Bit_counter = 1;
108                         //check the integrity of the data received and status of the
host
109                         if (read_not_ready_in == 1'b1) //host not ready to
receive the data
110                             Error1 = 1;
111                         else if (Ser_in_0 == 1'b1) //stop bit not received
112                             Error2 = 1;
113                         else // the both Error1 and 2 are false the
data integrity is correct and send load signal
114                             load = 1; //send load signal to the Datapath
115                         end
116                     end
117                 default: next_state = idle;
118             endcase
119         end
120     endmodule
121
122
123
124
125

```




Source State	Destination State	Condition
1 idle	starting	(Ser_in_0),(rst_b)
2 idle	idle	(!Ser_in_0) + (Ser_in_0),(rst_b)
3 receiving	receiving	(!BC_eq_8),(rst_b) + (BC_eq_8),(SC_lt_7),(rst_b)
4 receiving	idle	(!BC_eq_8),(rst_b) + (BC_eq_8),(SC_lt_7) + (BC_eq_8),(SC_lt_7),(rst_b)
5 starting	receiving	(SC_eq_3),(Ser_in_0),(rst_b)
6 starting	starting	(inc_sample_counter),(rst_b)
7 starting	idle	(!Ser_in_0) + (Ser_in_0),(rst_b)

```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 08 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: DataPath_Unit for Reciever (Rx) will receive input command from the
   Control_unit.
7  The DataPath wiil check for input command from the control_Unit and it will do the following
8  load: the databus to the data_reg
9  shift: the data received in the shift_reg
10 -----*/
11
12 module Datapath_Unit_Rx #(parameter word_size = 8,
13     parameter half_word = word_size/2,
14     parameter Num_counter_bits = 4
15 )
16     //output of the DataPath Unit
17     (output reg [word_size-1:0] Rx_datareg,
18     output Ser_in_0,
19     output SC_eq_3,
20     output SC_lt_7,
21     output BC_eq_8,
22     //define the inputs of the DataPath Unit
23     input Serial_in,
24     input clr_Sample_counter,
25     input inc_Sample_counter,
26     input clr_Bit_counter,
27     input inc_Bit_counter,
28     input shift,
29     input load,
30     input Sample_clk,
31     input rst_b
32 );
33
34 //create a temp register to store the shift_register, Sample_counter, and Bit_counter
35 reg [word_size-1:0] Rx_shftreg;
36 reg [Num_counter_bits-1:0] Sample_counter;
37 reg [Num_counter_bits:0] Bit_counter;
38
39 //assign an internal output to the inputs of the DataPath (define the the internal Probes)
40 assign Ser_in_0 = (Serial_in == 1'b0);
41 assign BC_eq_8 = (Bit_counter == word_size);
42 assign SC_lt_7 = (Sample_counter < word_size-1);
43 assign SC_eq_3 = (Sample_counter == half_word-1);
44
45 //initial condition of the DataPath
46 always @(posedge Sample_clk)
47     if (rst_b == 1'b0) //synchronous rst_b
48     begin
49         Sample_counter <= 0;
50         Bit_counter <= 0;
51         Rx_datareg <= 0;
52         Rx_shftreg <= 0;
53     end //when rst_b is low (0) alway internal registers will be 0
54     else
55         // if rst_b is high check the following if condtions and start moving data through the
   DataPath
56         begin
57             if (clr_Sample_counter == 1)
58                 Sample_counter <= 0; //sample_counter register is cleared after
   clr_sample_counter bit goes high (1)
59             else if (inc_Sample_counter == 1)
60                 Sample_counter <= Sample_counter + 1; //increment Sample_counter once
   inc_sample_counter bit goes high (1) and clr_sample_counter bit is low
61             if (shift == 1)
62                 Rx_shftreg <= {Serial_in, Rx_shftreg[word_size-1:1]}; //concat the Serial_in
   with content of shft_reg[7:1] (shift right or toward LSB)

```

```
65
66         if (load ==1)
67             Rx_datareg <= Rx_shftreg; //load the entire content of shft_reg into datareg
        without any change (parallel load)
68     end
69 endmodule
70
71
72
73
```





```

1  /*-----*/
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 08 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: TestBench for teh UART_Rx
7  -----*/
8
9  module UART_Rx_tb ();
10
11  //define the registers and wires
12  reg    Serial_in, read_not_ready_in, Sample_clk, rst_b;
13  wire [7:0] Rx_datareg;
14  wire read_not_ready_out;
15  wire Error1, Error2;
16
17  //add wires to monitor the inputs and outputs on the submodules
18  wire Ser_in_0;
19  wire clr_Sample_counter;
20  wire inc_Sample_counter;
21  wire clr_Bit_counter;
22  wire inc_Bit_counter;
23  wire [7:0] Rx_shftreg;
24  wire [3:0] Sample_counter;
25  wire [4:0] Bit_counter;
26  wire SC_eq_3;
27  wire SC_lt_7;
28  wire [1:0] state;
29  wire shift;
30  wire load;
31  wire BC_eq_8;
32
33  //define the unit under test UUT
34  UART_Rx #(8, 4) UUT (
35      .Rx_datareg(Rx_datareg),
36      .read_not_ready_out(read_not_ready_out),
37      .Error1(Error1),
38      .Error2(Error2),
39
40      .Serial_in(Serial_in),
41      .read_not_ready_in(read_not_ready_in),
42      .Sample_clk(Sample_clk),
43      .rst_b(rst_b)
44  );
45
46  //assign internal probe monitor
47  assign Ser_in_0 = UUT.M1.Ser_in_0;
48  assign clr_Sample_counter = UUT.M1.clr_Sample_counter;
49  assign inc_Sample_counter = UUT.M1.inc_Sample_counter;
50  assign clr_Bit_counter = UUT.M1.clr_Bit_counter;
51  assign inc_Bit_counter = UUT.M1.inc_Bit_counter;
52  assign Rx_shftreg = UUT.M1.Rx_shftreg;
53  assign Sample_counter = UUT.M1.Sample_counter;
54  assign Bit_counter = UUT.M1.Bit_counter;
55  assign SC_eq_3 = UUT.M0.SC_eq_3;
56  assign SC_lt_7 = UUT.M0.SC_lt_7;
57  assign state = UUT.M0.state;
58  assign shift = UUT.M0.shift;
59  assign load = UUT.M0.load;
60  assign BC_eq_8 = UUT.M0.BC_eq_8;
61
62  //clock cycle
63  always
64  begin
65      Sample_clk = 0;
66      forever #5 Sample_clk = ~Sample_clk;
67  end
68
69  //initialie reset and run enough clk cycle to get all desired counts

```

```
70  initial
71  begin
72      // Initialize Inputs
73      Serial_in = 0;
74      read_not_ready_in = 0;
75      Sample_clk = 0;
76      rst_b = 0;
77
78      // Apply reset
79      rst_b = 1;
80      #10;
81      rst_b = 0;
82      #10;
83      rst_b = 1;
84
85      // Test Case 1: Transmit a byte (e.g., 8'b10101010)
86      Serial_in = 1; // Start bit
87      #100;
88
89      Serial_in = 1; // Bit 0
90      #100;
91
92      Serial_in = 0; // Bit 1
93      #100;
94
95      Serial_in = 1; // Bit 2
96      #100;
97
98      Serial_in = 0; // Bit 3
99      #100;
100
101      Serial_in = 1; // Bit 4
102      #100;
103
104      Serial_in = 0; // Bit 5
105      #100;
106
107      Serial_in = 1; // Bit 6
108      #100;
109
110      Serial_in = 0; // Bit 7
111      #100;
112
113      Serial_in = 1; // Stop bit
114      #100;
115
116
117      // Force load signal to load the data
118      force UUT.M0.load = 1;
119      #100;
120      force UUT.M0.load = 0;
121      //release load signal
122      release UUT.M0.load;
123      // wait for a few cycles
124      #500;
125      #100;
126      $stop;
127      begin
128          $monitor ($time ,, "Serial_in = %h  Rx_datareg = %h", Serial_in, Rx_datareg);
129      end
130  end
131 endmodule
132
133
```



Bitwave

