

```

1  /*-----*/
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 08 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: TestBench for teh UART_Rx
7  -----*/
8
9  module UART_Rx_tb ();
10
11  //define the registers and wires
12  reg    Serial_in, read_not_ready_in, Sample_clk, rst_b;
13  wire  [7:0]    Rx_datareg;
14  wire  read_not_ready_out;
15  wire  Error1, Error2;
16
17  //add wires to monitor the inputs and outputs on the submodules
18  wire    Ser_in_0;
19  wire    clr_Sample_counter;
20  wire    inc_Sample_counter;
21  wire    clr_Bit_counter;
22  wire    inc_Bit_counter;
23  wire  [7:0] Rx_shftreg;
24  wire  [3:0] Sample_counter;
25  wire  [4:0] Bit_counter;
26  wire    SC_eq_3;
27  wire    SC_lt_7;
28  wire  [1:0] state;
29  wire    shift;
30  wire    load;
31  wire    BC_eq_8;
32
33  //define the unit under test UUT
34  UART_Rx #(8, 4) UUT (
35      .Rx_datareg(Rx_datareg),
36      .read_not_ready_out(read_not_ready_out),
37      .Error1(Error1),
38      .Error2(Error2),
39
40      .Serial_in(Serial_in),
41      .read_not_ready_in(read_not_ready_in),
42      .Sample_clk(Sample_clk),
43      .rst_b(rst_b)
44  );
45
46  //assign internal probe monitor
47  assign Ser_in_0          = UUT.M1.Ser_in_0;
48  assign clr_Sample_counter = UUT.M1.clr_Sample_counter;
49  assign inc_Sample_counter = UUT.M1.inc_Sample_counter;
50  assign clr_Bit_counter   = UUT.M1.clr_Bit_counter;
51  assign inc_Bit_counter   = UUT.M1.inc_Bit_counter;
52  assign Rx_shftreg        = UUT.M1.Rx_shftreg;
53  assign Sample_counter    = UUT.M1.Sample_counter;
54  assign Bit_counter       = UUT.M1.Bit_counter;
55  assign SC_eq_3           = UUT.M0.SC_eq_3;
56  assign SC_lt_7           = UUT.M0.SC_lt_7;
57  assign state             = UUT.M0.state;
58  assign shift             = UUT.M0.shift;
59  assign load              = UUT.M0.load;
60  assign BC_eq_8           = UUT.M0.BC_eq_8;
61
62  //clock cycle
63  always
64  begin
65      Sample_clk = 0;
66      forever #5 Sample_clk = ~Sample_clk;
67  end
68
69  //initialie reset and run enough clk cycle to get all desired counts

```

```
70  initial
71  begin
72      // Initialize Inputs
73      Serial_in = 0;
74      read_not_ready_in = 0;
75      Sample_clk = 0;
76      rst_b = 0;
77
78      // Apply reset
79      rst_b = 1;
80      #10;
81      rst_b = 0;
82      #10;
83      rst_b = 1;
84
85      // Test Case 1: Transmit a byte (e.g., 8'b10101010)
86      Serial_in = 1; // Start bit
87      #100;
88
89      Serial_in = 1; // Bit 0
90      #100;
91
92      Serial_in = 0; // Bit 1
93      #100;
94
95      Serial_in = 1; // Bit 2
96      #100;
97
98      Serial_in = 0; // Bit 3
99      #100;
100
101      Serial_in = 1; // Bit 4
102      #100;
103
104      Serial_in = 0; // Bit 5
105      #100;
106
107      Serial_in = 1; // Bit 6
108      #100;
109
110      Serial_in = 0; // Bit 7
111      #100;
112
113      Serial_in = 1; // Stop bit
114      #100;
115
116
117      // Force load signal to load the data
118      force UUT.M0.load = 1;
119      #100;
120      force UUT.M0.load = 0;
121      //release load signal
122      release UUT.M0.load;
123      // wait for a few cycles
124      #500;
125      #100;
126      $stop;
127      begin
128          $monitor ($time ,, "Serial_in = %h  Rx_datareg = %h", Serial_in, Rx_datareg);
129      end
130  end
131 endmodule
132
133
```