```
// ee417 lesson 7 Assignment 1 L7A1
     // Name: Ron Kalin, Date: 06-25-24 Group: Kalin/Jammeh
 2
 3
     // Design: Sequential_multiplier
 4
     // top level module raises a ready flag when ready to load new input words
 5
     // user should activate a start input to indicate a new multiplication operation starts
 6
     module Sequential_multiplier (product, final_product,
7
                                    Ready, start,
8
                                    word1, word2,
9
                                    clk, rst);
                                L_WORD =4; //Datapathsize
10
     parameter
               [2*L_WORD-1: 0] product, final_product;
11
     output
12
     output
                                Ready;
13
     input
               [L_WORD -1: 0]
                                word1, word2;
14
     input
                                start, clk, rst;
15
16
     reg [L_WORD-1:0] mcand, mult;
17
18
    wire multiplier_LSB, Load_words, shift, Add, latch, zero_flag;
    wire [L_WORD-2:0] state;
19
20
21
                   (product, final_product,
    Datapath M1
22
                    Ready, multiplier_LSB, zero_flag,
23
                    word1, word2,
24
                    Load_words, shift, Add, latch,
25
                    clk, rst);
26
27
     controller M2 (Load_words, shift, Add, latch, state,
28
                    Ready, multiplier_LSB, start, zero_flag,
29
                    clk, rst);
30
     endmodule
31
32
33
     //Datapath
     module Datapath (product, final_product,
34
                      Ready, multiplier_LSB, zero_flag, word1, word2,
35
36
37
                      Load_words, shift, Add, latch,
38
                      clk, rst);
39
40
     parameter L_WORD= 4; //declare parameter values
41
42
     //declare outputs and input
43
     output reg [2*L_WORD-1:0] product, final_product;
44
     output reg
                                Ready;
45
                                multiplier_LSB, zero_flag;
     output
46
     input
                [L_WORD-1:0]
                                word1, word2;
47
                                Load_words, shift, Add, latch;
     input
48
     input
                                clk, rst;
49
     //declare internal wires
50
            [2*L_WORD-1: 0]
                                multiplicand;
     reg
51
            [ L_WORD-1: 0]
                                multiplier;
     reg
52
     //assign values
53
     assign multiplier_LSB = multiplier[0];
                                               //least significant bit of multiplier
54
                          = (multiplier == 0);//if multiplier=all zeros, zero_flag=1
     assign zero_flag
55
56
     //create always block
57
     always @ (posedge clk)
58
      begin
59
            if (rst)
                             begin multiplier
                                                  <= 0;//if reset =1 then zero
60
                                   multiplicand <= 0;
61
                                   product
                                                  <= 0;
62
                                   final_product <= 0;</pre>
63
                                   Ready
                                                  <= 1; end//ready high= accept input words
64
       else if (Load_words) begin multiplicand <= word1;//Load_words=1</pre>
65
                                   multiplier
                                                  <= word2;//then m..cand gets value of word1
                                                           //mult gets value word2
66
                                   product
                                                  <= 0;
67
                                   final_product <= 0;
                                                           //prod and final_prod=0
68
                                   Ready
                                                  <= 0; end//ready low means calculate
       else if (shift)
                             begin multiplier
                                                                        //shift right 1
69
                                                  <= multiplier >> 1;
```

```
70
                                    multiplicand <= multiplicand << 1; //shift left 1</pre>
 71
                                    Ready
                                                   <= 0; end
 72
        else if (Add)
                              begin product
                                                   <= product + multiplicand;
 73
                                     Ready
                                                   \leq 0; end
                              begin final_product <= product; //adding done</pre>
 74
        else if (latch)
 75
                                     Ready
                                                   <= 1; end
                                                               //ready for new input
 76
        else
                              begin end
 77
       end
 78
 79
      endmodule
 80
 81
      //controller
 82
      module controller (Load_words, shift, Add, latch, state,
 83
                   Ready, multiplier_LSB, start, zero_flag,
 84
                   clk, rst);
 85
      //parameter L_WORD= 4;
                               //declare parameter values
 86
 87
      //declare outputs/inputs, control unit only handles single bit inputs and outputs
      output reg Load_words, shift, Add, latch;
 88
 89
      output reg [2:0] state;
 90
                 Ready, multiplier_LSB, start, zero_flag;
      input
 91
      input
                 clk, rst;
 92
 93
      reg [2:0] next_state; //3 bits for up to 8 states
      //build code from FSM diagram
 94
 95
 96
      //declare states from FSM
 97
      parameter idle
                        = 3'b000;
 98
      parameter loading = 3'b001;
      parameter loaded = 3'b010;
 99
100
                         = 3'b011;
      parameter add
                       = 3'b100;
101
      parameter shft
102
      parameter buff
                         = 3'b101;
      parameter 1tch
103
                         = 3'b110;
104
105
      always @ (posedge clk)
106
      if (rst) state <= idle;</pre>
107
         else state <= next_state;</pre>
108
109
      always @ *
110
        //assign probe <= state;</pre>
111
        case (state)
          idle: begin
112
                   Load\_words = 1'b0;
113
                          = 1'b0;
114
                   latch
115
                  Add
                              = 1'b0:
116
                  shift
                              = 1'b0:
117
                   if (Ready && start) next_state = loading;
118
                                else
                                       next_state = idle;
          loading: begin
119
120
                   Load\_words = 1'b1;
121
                              = 1'b0:
                   latch
                              = 1'b0;
122
                  Add
123
                              = 1'b0:
                   shift
124
                   next_state = loaded;
                                           end
125
          loaded: begin //2nd load stage is needed because input data changes
                   Load_words = 1'b0; //1 cycle is needed to look at the change
126
                              = 1'b0;
127
                   latch
                              = 1'b0;
128
                  Add
                              = 1'b0;
129
                   shift
130
                   if (multiplier_LSB) next_state = add;
131
                                else
                                       next_state = shft;
                                                               end
132
          add: begin
133
                   Load\_words = 1'b0;
                   latch = 1'b0;
134
135
                              = 1'b1;
                  Add
                                          //output changes
136
                              = 1'b0;
                   shift
                                           end //shift always follows after an add
137
                   next_state = shft;
138
          shft: begin
```

171

```
139
                  Load\_words = 1'b0;
140
                             = 1'b0;
                  latch
                             = 1'b0;
141
                  Add
142
                  shift
                             = 1'b1;
143
                  next_state = buff;
                                         end
          buff: begin //buffer state needed after shift because input data changes
144
145
                  Load_words = 1'b0; //1 cycle is needed to take a look at the change
                             = 1'b0;
146
                  latch
                             = 1'b0;
147
                  Add
                             = 1'b0;
148
                  shift
                  if (multiplier_LSB) next_state = add;
149
150
                  else if (zero_flag) next_state = ltch;
151
                               else
                                      next_state = shft;
      end
152
          1tch: begin
153
                  Load\_words = 1'b0;
                             = 1'b0:
154
                             = 1'b0:
155
                  shift
                             = 1'b1;
156
                  latch
157
                  next_state = loading;
                                          end //cycle back to loading stage
158
159
      //below is initial pseudocode
      //if rst=1 then load_words=0, shift=add=latch=0
160
      //if rst=0 and start=1 and ready=1 then load_words=1, shift=0, add=0, latch=0
161
      //if rst=0 and start=1 and ready=0 then
162
163
        //if multiplier_LSB=0 then load_words=0, shift=1, add=0, latch=0
164
165
        //else if multiplier_LSB=1 then load_words=0, shift=0, add=1, latch=0
166
167
        //else if zero_flag=1 then load_words=0, shift=0, Add=0, latch=1, ready=1 ...done
168
        endcase
169
      endmodule
170
```