

```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 09 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: Test-Bench for the Differentiator Module
7  -----*/
8  module Differentiator_tb ();
9
10 // Define the registers and wires for the signals to monitor
11 reg      clock, reset, hold;
12 reg [7:0] Data_in;
13 wire [7:0] Data_out;
14
15 //define the internal probes in the testbench for buffer
16 wire [7:0] buffer; // New wire for observing buffer
17
18 // Instantiate the unit under test (UUT)
19 Differentiator #(8) UUT (
20     .Data_out(Data_out),
21     .Data_in(Data_in),
22     .hold(hold),
23     .clock(clock),
24     .reset(reset)
25 );
26
27 // Assign buffer in testbench to buffer in the Unit under test
28 assign buffer = UUT.buffer;
29
30
31 // Instantiate the clock cycle
32 always
33     begin
34         clock = 0;
35         forever #5 clock = ~clock;
36     end
37
38 // Update Data_in at negative edge of the clock
39 always @(posedge clock)
40     begin
41         Data_in = Data_in + 1; // Change this as needed
42     end
43
44 initial
45     begin
46         // Initialize all the inputs
47         Data_in = 8'sd5;
48         reset = 0;
49         hold = 0;
50
51         // Create a test scenario with the reset function
52         #10 reset = 1;
53
54         // Turn off reset and create a test scenario to check the buffer
55         #10 reset = 0;
56         Data_in = 8'sd15;
57         #10 hold = 1;
58
59         // Turn off hold and try different Data_in values to see Data_out
60         #10 hold = 0;
61         Data_in = -8'sd18;
62         #10 Data_in = 8'sd23;
63
64         // Reset to bring Data_out back to zero
65         #10 reset = 1;
66         #10 reset = 0;
67
68         // Final test case to ensure differentiation works correctly after reset
69         Data_in = 8'sd12;

```

```
70      #10 Data_in = -8'sd22;
71      #10 Data_in = 8'sd13;
72      #10 Data_in = 8'sd7;
73
74      //stop the simulation
75      #10;
76      $stop;
77      end
78
79      // Display the results
80      always @(posedge clock)
81          begin
82              $display("@ Time = %t      Data_in = %d      Buffer = %d      Data_out = %d", $time,
Data_in, buffer, Data_out);
83          end
84
85      endmodule
86
```