
### **EE417 Advanced Digital Logic with Verilog HDL**

### L5 Assignment 1: Convert serial single-bit Manchester code to PAM4 (2-bit outputs) voltage levels

Create a test bench to test the functionality of the module. In your test bench, change the input data during the clock cycle, and test how your design is dealing with possible glitches, when the output is connected to combinational logic directly without any registers. Clearly show how you can modify the code to avoid output glitches. Test your updated design approach. Document your work well in the final pdf submission. The deliverables should include the code, test bench and simulation results.



### **Design Methodology**

Design selected was to create a converter from manchester to NRZ, then from NRZ to PAM4.

The reason was that there would be fewer number of states.

To go direct from Manchester to PAm4 would take 36 states.

```
Design Code
```

```
//ee417 lesson 5 Assignment 1 L5A1
// Name: Ron Kalin, Date: 06-13-24 Group: Kalin/Jammeh
// Design: manchester to PAM4 converter using
// manchester to NRZ converter then NRZ to PAM4 converter
//mealy, top level module, output PAM_out, input clock, reset, manchester_in module manchester_to_pam4 (
    output[1:0] PAM_out, // 2-bit PAM4 output
    input clk, // Clock for sampling
    input manchester_in): // Manchester_encoded lbit serial input
    input manchester_in): // Manchester_encoded lbit serial input
229
230
231
232
233
234
235
236
237
                    input manchester_in); // Manchester-encoded 1bit serial input
238
239
           //define internal wires
wire NRZ_out;
240
241
242
            //instantiate submodules
243
             manchester_to_NRZ_Mealy_case_nonglitchy M1 (NRZ_out, manchester_in, clk, rst); NRZ_to_PAM_Mealy_case_nonglitchy M2 (PAM_out, NRZ_out, clk, rst);
244
245
246
247
            endmodule
248
            //convert manchester to ZRZ
249
250
           module manchester_to_NRZ_Mealy_case_nonglitchy (NRZ_out,
251
                                                                                                          manchester_in,
252
                                                                                                          clock, reset);
253
           output NRZ_out;
254
            input manchester_in, clock, reset;
255
           reg [1:0] state, next_state; // 3 total states from state diagram = 2 bits
reg next_out, NRZ_out; // assign values within always block
256
257
258
           parameter Sx = 2'b00; // waiting for new manchester input parameter S0 = 2'b01; // manchester 01 is being converted to NRZ 0 parameter S1 = 2'b10; // manchester 10 is being converted to NRZ 1
259
260
261
262
            // Sequential logic updating the state always @ (posedge clock or posedge reset) //asynchronous reset
263
264
               if (reset) begin state <= Sx;

NRZ_out <= 1'b0; end
265
266
                else begin state <= next_state;
NRZ_out <= next_out; end
267
268
269
           // Combinational logic to find next_state and NRZ_out
always @ * //if state or manchester_in change
  case (state)
    Sx : if(manchester_in) begin
270
271
272
273
                                                                 next_state = S1;
next_out = 1'b1; end
274
275
276
                                   else
                                                                 begin
                                                                 next_state = 50;
next_out = 1'b0; end
277
278
279
```

```
ate: June 13, 2024
                                                                 manchester_to_pam4.v
                                                                                                                             Project: manchester_to_s
                                                      begin
                                                      next_state = Sx; //manchester_in has to be 1
next_out = 1'b0; end
 281
 284
               S1 :
                                                      begin
                                                      next_state = Sx; //manchester_in has to be 0
next_out = 1'b1; end
 285
 286
         default : begin
                                                      next_state = Sx; //default case
next_out = 1'b0; end
 288
 289
            endcase
 290
 291
         endmodu le
 292
 293
          //convert NRZ to PAM4
module NRZ_to_PAM_Mealy_case_nonglitchy (PAM_out,
 295
 296
297
                                                                            NRZ_in,
clock, reset);
          output [1:0] PAM_out;
input NRZ_in, clock, reset;
// 1 bit=2 states, 2bits=4 states, 3bits=8 states, nbits=2^n
 298
 299
 301
          states
reg [2:0] state, next_state; // 6 total states from state diagram = 3 bits
reg [1:0] next_out, PAM_out; // assign values within always block
// using next_out as a register prevents glitches
 302
 303
 304
305
          parameter S00 = 3'b000;// waiting for new NRZ input
parameter S01 = 3'b001;
parameter S01 = 3'b001;
parameter S10 = 3'b010;
parameter S1 = 3'b111;
parameter S11 = 3'b011;
 306
 307
 308
 309
 310
311
 312
 313
          // Sequential logic updating the state
always @ (posedge clock or posedge reset) //asynchronous reset
if (reset) begin state <= 500;
    PAM_out <= 2'b00; end
else begin state <= next_state;</pre>
 314
 315
 317
 31.8
 319
                                   PAM_out <= next_out; end
 320
          // Combinational logic to find next_state and NRZ_out
always @ * //if state or NRZ_in change
  case (state)
 321
 322
                ase (state)
S00 : if(NRZ_in) begin
next_state = S1;
next_out = 2'b00; end
 323
 324
 326
                                            begin
next_state = 50;
next_out = 2'b00; end
 327
 329
 330
               SO : if(NRZ_in) begin
                                                 next_state = S01;
next_out = 2'b01; end
 332
 333
                         else
                                           begin
  next_state = S00;
  next_out = 2'b00; end
 334
 335
 336
337
                 S01: if(NRZ_in) begin
 338
                                                 next_state = S1;
next_out = 2'b01; end
 339
 340
                                            begin

next_state = 50;

next_out = 2'b01; end
                          else
 341
 342
343
                  S1 : if(NRZ_in) begin

next_state = S11;


next_out = 2'b11; end
 344
 345
 346
 348
Date: June 13, 2024
                                                                  manchester_to_pam4.v
   349
                                                   next_state = S10;
next_out = 2'b10; end
    350
                    351
    352
    353
    354
                                              begin
  next_state = 50;
  next_out = 2'b10; end
    356
   357
358
                  S11: if(NRZ_in) begin
    359
    360
361
                                                    next_state = S1;
next_out = 2'b11; end
                            else
                                              begin


next_state = 50;

next_out = 2'bl1; end
    362
    363
    364
365
                                              begin
  next_state = 500; //default case
  next_out = 2'b00; end
   366
367
              default:
    368
   369
370
                endcase
             endmodule
    371
```


### **RTL Viewer**








## **State Machine Viewer**




	Source State	Destination State	Condition
1	50	Sx	
2	Sx	so	(!manchester_in)
3	Sx	Sx	(manchester_in)

Manchester to NRZ code - Healy madure




# NRZ to PAM



NRZ-PAMS Healy machine


(6 States)



	Source State	Destination State	Condition
1	S00	501	(NRZ_in)
2	S00	500	(!NRZ_in)
3	S01	501	(NRZ_in)
4	S01	S00	(!NRZ_in)
5	S10	501	(NRZ_in)
6	S10	S00	(!NRZ_in)
7	S11	501	(NRZ_in)
8	S11	500	(!NRZ_in)

```
//ee417 lesson 5 Assignment 1, L5A1
// Name: Ron Kalin, Date: 06-13-24 Group: Kalin/Jammeh
// Testbench for Design: manchester to PAM4 converter using
// manchester to NRZ converter then NRZ to PAM4 converter
//Step1 define test bench name
              module manchester_to_pam4_tb();
            /*original module declaration
module manchester_to_pam4 (
    output[2:0] PAM_out, // 3-bit PAM4 output
    input clk, // Clock for sampling
    input rst, // Reset
    input manchester_in); // Manchester-encoded 1bit serial input*/
//Step2 define inputs as registers, outputs as wires
reg clk, rst, manchester_in;
reg [3:0] a;
wire [1:0] PAM_out;
//internal probe wires: observe change in state..Questa error if not correct no. of
bits
wire NRZ_out:
    11
    12
    14
    15
    16
17
    19
              wire NRZ out:
    20
21
22
              //Step3 define unit under test
manchester_to_pam4 UUT (PAM_out,clk,rst,manchester_in);
    23
              //internal probes to track logic and troubleshoot
    25
26
              assign NRZ_out= UUT.NRZ_out;
              //Step4 open initial block, define all possible input combinations 
// Clock generation (adjust the period as needed) 
initial begin
    27
28
29
             clk=0;
forever
#5 clk = ~clk;
end
    30
    31
32
33
34
35
36
37
38
             39
    40
41
42
43
44
    45
                 #10 manchester_in=1'b1; //PAM 4=2
    46
47
48
                 #10 manchester_in=1'b1;
                 #10 manchester_in=1'b0;
#10 manchester_in=1'b1;
    49
    50
                 #10 manchester_in=1'b0; //PAM 4=3
    51
52
53
54
                  #10 manchester_in=1'b0;
                 #10 manchester_in=1'b1;
#10 manchester_in=1'b0;
#10 manchester_in=1'b1; //PAM 4=0
    55
56
57
58
59
                 #10 manchester_in=1'b0;
#10 manchester_in=1'b1;
#10 manchester_in=1'b1;
#10 manchester_in=1'b0; //PAM 4=1
#10;
    60
61
    62
                 end
    63
    65
                 #20 rst=1'b0:
    66
                 repeat (15) begin //cycle thru every possible combination of four series inputs #10 manchester_in=a[3];
#10 manchester_in=a[3];
    68
te: June 13, 2024
                                                                          manchester to pam4 tb.v
                  #10 manchester_in=a[1];
#10 manchester_in=a[0];
 70
  71
72
               a=a+1;
end
 73
74
 75
76
77
               #100 $stop; //close debug window to view waveform viewer
           //StepS Display the results
initial begin //monitor counter value

$display("_____output_PAM_out = -PAM4-" );
$monitor("clk_in = %b: rst_in = %b: output_PAM_out = %d " ,
  78
  79
  80
  81
               clk, rst, PAM_out);
          endmodu le
```



As can be clearly seen from the simulation above, the manchester input sequence match the chart that was given at the beginning of the assignment.

PAM4 combines two NRZ bits, which means 4 Manchester bits.

output PAM out =

output PAM out =

output PAM out =

Manchester 0101 = 00 NRZ = 0 PAM4

clk\_in = 1: rst\_in = 0:

clk\_in = 0: rst\_in = 0:

clk\_in = 1: rst\_in = 0:

clk\_in = 0: rst\_in = 0:

Manchester 0110 = 01 NRZ = 1 PAM4

Manchester 1001 = 10 NRZ = 2 PAM4

Manchester 1010 = 11 NRZ = 3 PAM4