35

endmodule

```
/*----
1
    Name Lamin Jammeh
3
    CLass: EE417 Summer 2024
    Lesson 06 HW Question 1
5
    Group: Ron Kalin/ Lamin Jammeh
    Project Description: This is the main module, it counts the number of Os in the input
    data and displays the results
8
    Note that the word_size is Parameterize so it can change without causing an error in the
    code
          */
9
10
    /*----*/
11
12
    module count_0s #(
    parameter word_size = 16,
parameter count_size = 5
least 16 to accommodate for both 8bit and 16bit word_size
                                                      //change as you wish
//count size should be at
13
14
15
16
17
                        input [word_size -1: 0] data_in,
                                                                     //data_in =
    [15:0]
18
                        output reg [count_size -1:0] total_zeros
19
20
    integer index;
                    //define index as integer to shift through the data_in
21
22
23
    //define an always block and write the conditions for the output or behavior of the system
24
                                    //look for change in data_in
    always @ (data_in)
      25
26
27
    O to word_size and increment by 1
28
           begin
29
              if (data_in[index] == 0)
                                                                  //check each
    index of data for Os
30
                begin
31
                total_zeros = total_zeros + 1;
    //increment count by 1 once a 0 is encounter at an index in data_in
33
           end
34
      end
```

Date: June 22, 2024

Project: count\_0s



```
/*-----
    Name Lamin Jammeh
3
    CLass: EE417 Summer 2024
    Lesson 06 HW Question 1
5
6
7
    Group: Ron Kalin/ Lamin Jammeh
    Project Description: This is the test-bench for the count_0s code
8
9
    /*----*/
10
    module count_0s_tb ();
11
12
    //define the parameters, registes and wires
13
                                    word_size = 16;
                                                               //can be change to any
    desirded word_size
14
    parameter
                                    count_size = 5;
15
    req
                [word_size -1:0]
                                    data_in;
                [count_size -1:0]
16
    wire
                                    total_zeros;
17
18
    //define the unit under test UUT
19
                     (data_in, total_zeros);
    count_0s UUT
20
21
    //simulate different data_in and observe the outputs to validate the design
22
23
    //-----16-bit data_in word_size-----//
24
    initial
25
       begin
26
               data_in = 16'b0000_0000_0000_0000;
          #0
          #10 data_in = 16'b1111_0000_0000_0001;
27
28
          #10 data_in = 16'b1111_0111_1111_1111;
          #10 data_in = 16'b1010_1010_1000_1110;
29
30
          #10 data_in = 16'b0111_0000_0011_1111;
          #10 data_in = 16'b0011_1111_0011_1001;
31
32
          #10 data_in = 16'b0000_0011_0000_0011;
          #10 data_in = 16'b1010_1111_1101_0011;
33
34
       end
35
    //----8-bit data_in word_size-----//
36
    //initial
37
    // begin
38
          #0 data_in = 8'b0000_0000;
39
40
        #10 data_in = 8'b1111_0001;
#10 data_in = 8'b0000_1111;
#10 data_in = 8'b1111_1111;
    //
41
42
        #10 data_in = 8'b1010_1010;
#10 data_in = 8'b0111_1111;
43
44
        #10 data_in = 8'b1100_0001;
45
46
         #10 data_in = 8'b1111_0011;
          #10 data_in = 8'b0000_0011;
47
48
          #10 data_in = 8'b1010_1111;
49
    // end
50
    //monitor the results
51
    initial
52
53
          $monitor ($time,, "data_in = %b: total_zeros = %d", data_in, total_zeros);
54
55
    endmodule
```

## Bit wave



## Output table

## Summary for 16bit word\_size

- This design takes in 16-bit word\_size as data\_in and checks the number of 0s in the data.
- The total number of 0s in the data\_in is reported in a register called total\_zeros