Pipeline_FIR_Controller:controller

enable~reg0

1'h1 — D

clock — CLK   Q

1'h0 — SCLR

CLRN

reset