

FIR Filter Design

PROJECT 2 CE6325 VLSI DESIGN: SYNOPSYS PROJECT

LAMIN JAMMEH NET-ID: DAL852207

Project Description:

The Finite Impulse Response (FIR) filter designed in Project 1 had to be scaled to reach the project specifications. The original design had 386 cells after analysis and elaboration using Synopsys EDA tool.

The filter tap (order) was changed to 15 and both the input (Data_in) and output (Data_out) sizes were increased. These changes increased the latency in the simulation. To improve this, Pipeline registers were added to the output of each Multiply node and input of each addition node to reduce latency and idle time.

Design Specification:

Filter order: 15

Filter coefficients: [7, 8, 9, 12, 4, 7, 8, 9, 12, 4]

Data_in size: 8

Data_out size: 20

PR_mul and PR_add: Pipeline registers for multiplication results and addition results respectively

Data flow of the Design




Figure1: Finite Impulse Response (FIR) Filter using Multiply and Accumulate with Pipeline Registers

Testbench Process Flow




Figure 2: Shows the Testbench Process flow

Table 1 showing Filter out with when Data_in = decimal (6) in this case

Data_in		Sample[k]	Filter Coefficient (bn)		bn * Sample[k]		Acc @ filter stage
6	Data_in →	6	7	bn * Sample[k] →	42	acc0	42
		6	8		48	acc1	90
		6	9		54	acc2	144
		6	12		72	acc3	216
		6	4		24	acc4	240
		6	7		42	acc5	282
		6	8		48	acc6	330
		6	9		54	acc7	384
		6	12		72	acc8	456
		6	4		24	acc9	480
		6	7		42	acc10	522
		6	8		48	acc11	570
		6	9		54	acc12	624
		6	12		72	acc13	696
		6	4		24	Data_out/acc14	720

Table 1 shows that Data_in will go shift through all of Sample[k] when enough time is allowed before changing the value at the input. The value in each register of Sample[k] is multiplied by the filter

Design Simulation Results from Behavioral Model

Netlist from Verilog Model using Intel Quartus Prime and Questa




Figure 3: Netlist for the FIR filter

Table2 shows the observed values from the Behavioral Model Transcript Report

```
# run -all
# Time: 0 | Data_in: 0 | Data_out: x | reset: 1
# Time: 5 | Data_in: 0 | Data_out: 0 | reset: 1
# Time: 10 | Data_in: 0 | Data_out: 0 | reset: 0
# Time: 160 | Data_in: 6 | Data_out: 0 | reset: 0
# Time: 310 | Data_in: 3 | Data_out: 0 | reset: 0
# Time: 325 | Data_in: 3 | Data_out: 42 | reset: 0
# Time: 335 | Data_in: 3 | Data_out: 720 | reset: 0
# Time: 460 | Data_in: 2 | Data_out: 720 | reset: 0
# Time: 475 | Data_in: 2 | Data_out: 699 | reset: 0
# Time: 485 | Data_in: 2 | Data_out: 360 | reset: 0
# Time: 610 | Data_in: 5 | Data_out: 360 | reset: 0
# Time: 620 | Data_in: 5 | Data_out: 360 | reset: 1
# Time: 625 | Data_in: 5 | Data_out: 0 | reset: 1
# Time: 630 | Data_in: 5 | Data_out: 0 | reset: 0
# Time: 780 | Data_in: 2 | Data_out: 0 | reset: 0
# Time: 795 | Data_in: 2 | Data_out: 35 | reset: 0
# Time: 805 | Data_in: 2 | Data_out: 600 | reset: 0
# Time: 930 | Data_in: 0 | Data_out: 600 | reset: 0
# Time: 945 | Data_in: 0 | Data_out: 579 | reset: 0
# Time: 955 | Data_in: 0 | Data_out: 240 | reset: 0
# Time: 1080 | Data_in: 2 | Data_out: 240 | reset: 0
# Time: 1095 | Data_in: 2 | Data_out: 226 | reset: 0
# Time: 1105 | Data_in: 2 | Data_out: 0 | reset: 0
# Time: 1230 | Data_in: 4 | Data_out: 0 | reset: 0
# Time: 1245 | Data_in: 4 | Data_out: 14 | reset: 0
# Time: 1255 | Data_in: 4 | Data_out: 240 | reset: 0
# ** Note: $stop : C:/Users/lmnjlm/OneDrive/Documents/Grad School/UTD/Fall 2024/EEDG 6325/Projects/Project 2/Project Design/FIR_Filter_Project1_tb.v(66)
# Time: 1380 ps Iteration: 0 Instance: /FIR_Filter_Project1_tb
```

Simulation Waveform for the Behavioral Model using Intel Quartus Prime and Questa




Figure 4: Behavioral Waveform showing that that the Data_out is dependent on reset and rising edge of the clock signal.

Design Simulation Results from Structural Model

Table3 shows the observed values from the Structural Model Transcript Report which is identical to behavioral Model's Trancript report

```
Activities Transcript Sat 21:29
Transcript
File Edit View Bookmarks Window Help
Transcript
# Loading work.a0112
# Loading work.a0122
# Loading work.dff
# Loading work.FIR_Filter_Project1
# Loading work.nor2
# Loading work.inv
# Loading work.nand2
# Loading work.xor2
# Loading work.oai22
# Loading work.nand3
# Loading work.nor3
# Loading work.FIR_Filter_Project1_tb
# Loading work.nand4
# Loading work.oai12
add wave -position end sim:/FIR_Filter_Project1_tb/+
VSIW3> run -all
# Time: 0 Data_in: 0 Data_out: x reset: 1
# Time: 5 Data_in: 0 Data_out: 0 reset: 1
# Time: 10 Data_in: 0 Data_out: 0 reset: 0
# Time: 160 Data_in: 6 Data_out: 0 reset: 0
# Time: 310 Data_in: 3 Data_out: 0 reset: 0
# Time: 325 Data_in: 3 Data_out: 42 reset: 0
# Time: 335 Data_in: 3 Data_out: 720 reset: 0
# Time: 460 Data_in: 2 Data_out: 720 reset: 0
# Time: 475 Data_in: 2 Data_out: 699 reset: 0
# Time: 485 Data_in: 2 Data_out: 360 reset: 0
# Time: 610 Data_in: 5 Data_out: 360 reset: 0
# Time: 620 Data_in: 5 Data_out: 360 reset: 1
# Time: 625 Data_in: 5 Data_out: 0 reset: 1
# Time: 630 Data_in: 5 Data_out: 0 reset: 0
# Time: 780 Data_in: 2 Data_out: 0 reset: 0
# Time: 795 Data_in: 2 Data_out: 35 reset: 0
# Time: 895 Data_in: 2 Data_out: 600 reset: 0
# Time: 930 Data_in: 0 Data_out: 600 reset: 0
# Time: 945 Data_in: 0 Data_out: 579 reset: 0
# Time: 955 Data_in: 0 Data_out: 240 reset: 0
# Time: 1080 Data_in: 2 Data_out: 240 reset: 0
# Time: 1095 Data_in: 2 Data_out: 226 reset: 0
# Time: 1105 Data_in: 2 Data_out: 0 reset: 0
# Time: 1230 Data_in: 4 Data_out: 0 reset: 0
# Time: 1245 Data_in: 4 Data_out: 14 reset: 0
# Time: 1255 Data_in: 4 Data_out: 240 reset: 0
** Note: $stop /home/eng/d/dal852207/CB6325_Projects/Project1/Synthesis/FIR_Filter_Project1_tb.v(74)
# Time: 1380 ns Iteration: 0 Instance: /FIR_Filter_Project1_tb
# Break in Module FIR_Filter_Project1_tb at /home/eng/d/dal852207/CB6325_Projects/Project1/Synthesis/FIR_Filter_Project1_tb.v line 74
```

Simulation Waveform for the Structural model




Figure 5: Structural Waveform showing that that the Data_out is dependent on reset and rising edge of the clock signal.

Cell Report from Synopsys (note some of the cells have been deleted)

Report : cell
Design : FIR_Filter_Project1
Version: O-2018.06-SP1
Date : Sun Sep 8 21:30:47 2024

Attributes:

b - black box (unknown)
h - hierarchical
n - noncombinational
r - removable
u - contains unmapped logic

Cell	Reference	Library	Area	Attributes
Data_out_reg[0]	dff	library	7.000000	n
Data_out_reg[1]	dff	library	7.000000	n
Data_out_reg[2]	dff	library	7.000000	n
Data_out_reg[3]	dff	library	7.000000	n
Data_out_reg[4]	dff	library	7.000000	n
Data_out_reg[5]	dff	library	7.000000	n
Data_out_reg[6]	dff	library	7.000000	n
Data_out_reg[7]	dff	library	7.000000	n
Data_out_reg[8]	dff	library	7.000000	n
Data_out_reg[9]	dff	library	7.000000	n
U2865	inv	library	1.000000	
U2866	inv	library	1.000000	
U2867	inv	library	1.000000	
U2868	inv	library	1.000000	
U2869	nand3	library	1.000000	
U2870	nor3	library	1.000000	
U2871	inv	library	1.000000	
Total 3694 cells			8304.000000	

Header.v module (contains all the different cell types use to create the structural Model)

```
1  module inv(in, out);
2  input in;
3  output out;
4  assign out = ~in;
5  endmodule
6
7  module nand2(a, b, out);
8  input a, b;
9  output out;
10 assign out = ~(a & b);
11 endmodule
12
13 module nand3(a, b, c, out);
14 input a, b, c;
15 output out;
16 assign out = ~(a & b & c);
17 endmodule
18
19 module nand4(a, b, c, d, out);
20 input a, b, c, d;
21 output out;
22 assign out = ~(a & b & c & d);
23 endmodule
24
25 module nor2(a, b, out);
26 input a, b;
27 output out;
28 assign out = ~(a | b);
29 endmodule
30
31 module nor3(a, b, c, out);
32 input a, b, c;
33 output out;
34 assign out = ~(a | b | c);
35 endmodule
36
37 module xor2(a, b, out);
38 input a, b;
39 output out;
40 assign out = (a ^ b);
41 endmodule
42
43 module aoi12(a, b, c, out);
44 input a, b, c;
45 output out;
46 assign out = ~(a | (b & c));
47 endmodule
48
49 module aoi22(a, b, c, d, out);
50 input a, b, c, d;
51 output out;
52 assign out = ~((a & b) | (c & d));
53 endmodule
54
55 module oai12(a, b, c, out);
56 input a, b, c;
57 output out;
58 assign out = ~(a & (b | c));
59 endmodule
60
61 module oai22(a, b, c, d, out);
62 input a, b, c, d;
63 output out;
64 assign out = ~((a | b) & (c | d));
65 endmodule
66
67 module dff(d, gclk, rnot, q);
68 input d, gclk, rnot;
69 output q;
70 reg q;
71 always @(posedge gclk or negedge rnot)
72   if (rnot == 1'b0)
73     q = 1'b0;
74   else
75     q = d;
76 endmodule
```

Summary:

The initial design from Project1 had to be scaled to meet the project Specification of at least 3000 cells

The structural Model from Synopsys and the header file were simulated on Model sim to obtain the transcript report and the waveform

The Table from the behavioral model was identical to the table from the structural model, the waveforms are also identical. These concludes that the structural model and the behavioral model are identical

The header.v file shows the different types of cells (inv, nan2, nan3, aoi12, oai12, dff, etc.) that will be need in the design library to create the FIR filter

The design will have a total of 3694 cells.

```

1  /*-----
2  Name:    Lamin Jammeh
3  Class:   CE6325 Fall_2024
4  Project: 1 Scaled up
5  Project Description: this is a Finite Impulse Response (FIR) filter design using Verilog HDL
6  The design follows the concepts below
7  **The filter order is selected and parameterized so the design can be scaled in the future
8  **The filter coefficients are pre-determined
9  **Data_in samples will be provided in the testbench to determine the filter behavior
10 **The Data_in sample is Multiplied and accumulated through the different filter stages/taps
11 **The Data_out word_size = word_in + coeff_size + [log2[N]] where N= # of taps in the filter
12
13 -----*/
14 module FIR_Filter_Project1
15     #(parameter order = 15,    // Filter order [N=15] coeff size =8 [Max_coeff_size = 2^8 -1
16     = 255]
17     parameter word_size_in = 8,    // Size of data_in [Max_Data_in = 2^8 - 1 = 255]
18     parameter word_size_out = 20) // Output word size = log_2 (N * Max_Data_in *
19     Max_coeff) = roughly 20
20
21     // Declare inputs and outputs
22     (
23     output reg [word_size_out - 1:0] Data_out,
24     input [word_size_in - 1:0] Data_in,
25     input clock, reset
26     );
27
28     reg [word_size_in - 1:0] Samples[order-1:0];    // Temporary storage for input samples
29     (x(n))
30     reg [word_size_out - 1:0] acc;                // Temporary storage for output data
31     reg [word_size_out - 1:0] PR_mul[order-1:0];    // Storage for multiplication results
32     reg [word_size_out - 1:0] PR_add[order-1:0];    // Pipeline registers for add operations
33     integer k;
34
35     // Filter Coefficients
36     parameter b0 = 8'd7;
37     parameter b1 = 8'd8;
38     parameter b2 = 8'd9;
39     parameter b3 = 8'd12;
40     parameter b4 = 8'd4;
41
42     parameter b5 = 8'd7;
43     parameter b6 = 8'd8;
44     parameter b7 = 8'd9;
45     parameter b8 = 8'd12;
46     parameter b9 = 8'd4;
47
48     parameter b10 = 8'd7;
49     parameter b11 = 8'd8;
50     parameter b12 = 8'd9;
51     parameter b13 = 8'd12;
52     parameter b14 = 8'd4;
53
54     always @(posedge clock) begin
55         if (reset == 1) begin
56             // Reset all samples, accumulation, and pipeline registers
57             for (k = 0; k < order; k = k + 1) begin
58                 Samples[k] <= 0;
59                 PR_mul[k] <= 0;
60                 PR_add[k] <= 0;
61             end
62             acc <= 0;
63             Data_out <= 0;
64         end else begin
65             // Shift samples
66             Samples[0] <= Data_in;
67             for (k = 1; k < order; k = k + 1) begin
68                 Samples[k] <= Samples[k - 1];
69             end

```

```
67
68 // Compute multiplication results (pipeline stage 1)
69 PR_mu1[0] <= b0 * Data_in;
70 PR_mu1[1] <= b1 * Samples[0];
71 PR_mu1[2] <= b2 * Samples[1];
72 PR_mu1[3] <= b3 * Samples[2];
73 PR_mu1[4] <= b4 * Samples[3];
74 PR_mu1[5] <= b5 * Samples[4];
75 PR_mu1[6] <= b6 * Samples[5];
76 PR_mu1[7] <= b7 * Samples[6];
77 PR_mu1[8] <= b8 * Samples[7];
78 PR_mu1[9] <= b9 * Samples[8];
79
80 PR_mu1[10] <= b10 * Samples[9];
81 PR_mu1[11] <= b11 * Samples[10];
82 PR_mu1[12] <= b12 * Samples[11];
83 PR_mu1[13] <= b13 * Samples[12];
84 PR_mu1[14] <= b14 * Samples[13];
85
86 // Pipeline stage for addition
87 PR_add[0] <= PR_mu1[0] + PR_mu1[1];
88 PR_add[1] <= PR_add[0] + PR_mu1[2];
89 PR_add[2] <= PR_add[1] + PR_mu1[3];
90 PR_add[3] <= PR_add[2] + PR_mu1[4];
91 PR_add[4] <= PR_add[3] + PR_mu1[5];
92 PR_add[5] <= PR_add[4] + PR_mu1[6];
93 PR_add[6] <= PR_add[5] + PR_mu1[7];
94 PR_add[7] <= PR_add[6] + PR_mu1[8];
95 PR_add[8] <= PR_add[7] + PR_mu1[9];
96
97 PR_add[9] <= PR_add[8] + PR_mu1[10];
98 PR_add[10] <= PR_add[9] + PR_mu1[11];
99 PR_add[11] <= PR_add[10] + PR_mu1[12];
100 PR_add[12] <= PR_add[11] + PR_mu1[13];
101 PR_add[13] <= PR_add[12] + PR_mu1[14];
102 // Final result after the last addition
103 acc <= PR_add[13];
104 Data_out <= acc;
105 end
106 end
107 endmodule
108
```

```

1  /*-----*/
2  Name:      Lamin Jammeh
3  Class:    CE6325 Fall_2024
4  Project:   1,2
5  Project Description: Teestbench for Project1
6  **create a clock signal
7  **Initialize all the input signals
8  **apply some Sample Data_in as [6325] in 10 time unit intervals
9  **apply reset to test the reset signal
10 **apply anothe set of sample Data_in as [2024] in 10 time unit intervals
11 **monitor the signals and end the test
12
13 -----*/
14
15 module FIR_Filter_Project1_tb;
16
17 parameter order = 15;
18 parameter word_size_in = 8;
19 parameter word_size_out = 2 * word_size_in + 4;
20
21 //declare ports for the design
22 wire [word_size_out -1:0] Data_out;
23 reg [word_size_in -1:0] Data_in;
24 reg clock, reset;
25
26 //declare the unit under test UUT
27 FIR_Filter_Project1 UUT(.Data_out(Data_out),
28                        .Data_in(Data_in),
29                        .clock(clock),
30                        .reset(reset)
31                        );
32
33 // Instantiate the clock signal
34 initial
35     begin
36         clock = 0;
37         forever #5 clock = ~clock;
38     end
39
40 //Instantiate the diiferent test scenarios to validate the design
41 //*****Scenario 1 initialize all input signals
42 initial
43     begin
44         reset = 1;
45         Data_in = 0;
46
47         #10 reset = 0; //wait for 10 timing units for the inital signals to go through
48
49 //Scenario 2 apply some Data_in samples and observe the outputs use [6 3 2 5] @ 100
50 //time unit intervals
51         #150 Data_in = 8'd6; //make sure time is long enough for Data_in to
52 //mkae it to the last filter COefficient
53         #150 Data_in = 8'd3;
54         #150 Data_in = 8'd2;
55         #150 Data_in = 8'd5;
56
57 //Scenario 3 test the reset signal to validate the behavior
58         #10 reset = 1; //Sample registers should be cleared
59         #10 reset = 0; //Sample register will accept Data_in
60
61 //Scenario 4 apple more samples to make sure the design works after reset
62         #150 Data_in = 8'd2;
63         #150 Data_in = 8'd0;
64         #150 Data_in = 8'd2;
65         #150 Data_in = 8'd4;
66
67 //stop the test
68         #150 $stop;
69     end

```

```
68
69 // Monitor output
70 initial
71     begin
72         $monitor("Time: %4t\t | Data_in: %0d\t | Data_out: %3d\t | reset: %b", $time,
73             Data_in, Data_out, reset); //use %10 as padding for time and data_out
74     end
75 endmodule
76
77
78
```