

Required reading

P. Chu, FPGA Prototyping by VHDL Examples

Chapter 14, PicoBlaze Overview


Recommended reading

PicoBlaze 8-bit Embedded Microcontroller User Guide


for Spartan-3, Virtex-II, and Virtex-II Pro FPGAs


(search for it using Google or Xilinx website documentation search)

Block diagram of a Single-Purpose Processor (FSMD – Finite State Machine with Datapath)




Block diagram of a General-Purpose Processor (Microcontroller)






PicoBlaze Overview



Register File of PicoBlaze



Definition of Flags

Flags are set or reset after ALU operations

Zero flag - Z

zero condition

$$Z = 1$$
 if result = 0
0 otherwise

Carry flag - C

overflow, underflow, or various conditions


Example*

$$C = 1$$
 if result $> 2^8-1$ or result < 0

0 otherwise

*Applies only to addition or subtraction related instructions, refer to following slides otherwise

Interface of PicoBlaze




Development


Flow of a

System

with PicoBlaze



PicoBlaze Programming Model



Syntax and Terminology

Syntax	Example	Definition
sX	s15	Value at register 15
KK	14	Value 14
PORT(KK)	PORT(2)	Input value from port 2
PORT((sX))	PORT((s10))	Input value from port specified by register 10
RAM(KK)	RAM(4)	Value from RAM location 4

Addressing modes

Immediate mode

ADDCY s2, 15

SUB s7, 7

Direct mode

INPUT s10, 28

ADD s10, s15

Indirect mode

INPUT s9, s2

STORE s3, s10

$$s2 + 15 + C \rightarrow s2$$

$$s7 - 7 \rightarrow s7$$

$$PORT(28) \rightarrow s10$$

$$s10 + s15 \rightarrow s10$$

$$PORT((s2)) \rightarrow s9$$

$$s3 \rightarrow RAM((s10))$$

PicoBlaze ALU Instruction Set Summary (1)

Instruction	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD sX,kk	0	1	1	0	0	0	х	х	х	х	k	k	k	k	k	k	k	k
ADD sX,sY	0	1	1	0	0	1	х	х	х	х	у	у	у	y	0	0	0	0
ADDCY sX,kk	0	1	1	0	1	0	х	х	х	х	k	k	k	k	k	k	k	k
ADDCY sX,sY	0	1	1	0	1	1	х	х	х	х	у	у	у	у	0	0	0	0
AND sX,kk	0	0	1	0	1	0	х	х	х	х	k	k	k	k	k	k	k	k
AND sX,sY	0	0	1	0	1	1	х	х	х	х	у	у	у	у	0	0	0	0
CALL	1	1	0	0	0	0	0	0	a	a	a	a	a	a	a	a	a	a
CALL C	1	1	0	0	0	1	1	0	a	a	a	a	a	a	a	a	a	a
CALL NC	1	1	0	0	0	1	1	1	a	a	a	a	a	a	a	a	a	a
CALL NZ	1	1	0	0	0	1	0	1	a	a	a	a	a	a	a	a	a	a
CALL Z	1	1	0	0	0	1	0	0	a	a	a	a	a	a	a	a	a	a
COMPARE sX,kk	0	1	0	1	0	0	х	х	х	х	k	k	k	k	k	k	k	k
COMPARE sX,sY	0	1	0	1	0	1	х	х	х	х	у	у	у	у	0	0	0	0
DISABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ENABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
FETCH sX, ss	0	0	0	1	1	0	х	х	х	х	0	0	s	s	s	s	s	s
FETCH sX,(sY)	0	0	0	1	1	1	х	х	х	х	у	у	у	у	0	0	0	0
INPUT sX,(sY)	0	0	0	1	0	1	х	х	х	х	у	у	у	у	0	0	0	0
INPUT sX,pp	0	0	0	1	0	0	х	х	х	х	р	р	р	р	р	p	p	p

PicoBlaze ALU Instruction Set Summary (2)

JUMP	1	1	0	1	0	0	0	0	a	a	a	a	a	a	a	a	a	a
JUMP C	1	1	0	1	0	1	1	0	a	a	a	a	a	a	a	a	a	a
JUMP NC	1	1	0	1	0	1	1	1	a	a	a	a	a	a	a	a	a	a
JUMP NZ	1	1	0	1	0	1	0	1	a	a	a	a	a	a	a	a	a	a
JUMP Z	1	1	0	1	0	1	0	0	a	a	a	a	a	a	a	a	a	a
LOAD sX,kk	0	0	0	0	0	0	х	х	Х	х	k	k	k	k	k	k	k	k
LOAD sX,sY	0	0	0	0	0	1	х	х	х	х	у	у	y	у	0	0	0	0
OR sX,kk	0	0	1	1	0	0	х	х	х	х	k	k	k	k	k	k	k	k
OR sX,sY	0	0	1	1	0	1	х	х	х	х	у	y	y	y	0	0	0	0
OUTPUT sX,(sY)	1	0	1	1	0	1	х	х	х	х	y	y	y	y	0	0	0	0
OUTPUT sX,pp	1	0	1	1	0	0	х	х	х	х	p	р	р	р	р	р	р	р
RETURN	1	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
RETURN C	1	0	1	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0
RETURN NC	1	0	1	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
RETURN NZ	1	0	1	0	1	1	0	1	0	0	0	0	0	0	0	0	0	0
RETURN Z	1	0	1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
RETURNI DISABLE	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
RETURNI ENABLE	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

PicoBlaze ALU Instruction Set Summary (3)

RL sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	0	1	0
RR sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	1	1	0	0
SL0 sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	0	1	1	0
SL1 sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	0	1	1	1
SLA sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	0	0	0	0
SLX sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	0	1	0	0
SR0 sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	1	1	1	0
SR1 sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	1	1	1	1
SRA sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	1	0	0	0
SRX sX	1	0	0	0	0	0	х	х	х	х	0	0	0	0	1	0	1	0
STORE sX, ss	1	0	1	1	1	0	х	х	х	х	0	0	s	s	s	s	s	s
STORE sX,(sY)	1	0	1	1	1	1	х	х	х	х	y	y	y	у	0	0	0	0
SUB sX,kk	0	1	1	1	0	0	х	х	х	х	k	k	k	k	k	k	k	k
SUB sX,sY	0	1	1	1	0	1	х	х	х	х	у	у	y	y	0	0	0	0
SUBCY sX,kk	0	1	1	1	1	0	х	х	х	х	k	k	k	k	k	k	k	k
SUBCY sX,sY	0	1	1	1	1	1	х	х	х	х	y	у	y	у	0	0	0	0
TEST sX,kk	0	1	0	0	1	0	х	х	х	х	k	k	k	k	k	k	k	k
TEST sX,sY	0	1	0	0	1	1	х	х	х	х	у	у	у	у	0	0	0	0
XOR sX,kk	0	0	1	1	1	0	х	х	х	х	k	k	k	k	k	k	k	k
XOR sX,sY	0	0	1	1	1	1	х	х	х	х	у	у	у	у	0	0	0	0

Logic instructions

208101		$\mathbf{C}\mathbf{Z}$
1. AND AND sX, sY sX and sY => sX AND sX, KK sX and KK => sX	IMM, DIR	0 1
2. OR OR sX, sY sX or $sY \Rightarrow sX$ OR sX, KK sX or KK $\Rightarrow sX$	IMM, DIR	0 \$
3. XOR XOR sX, sY sX xor sY => sX XOR sX, KK sX xor KK => sX	IMM, DIR	0 1

Arithmetic Instructions (1)

Addition

IMM, DIR

 $\mathbf{C}\mathbf{Z}$

11

ADD sX, sY

$$SX + SY \Rightarrow SX$$

ADD sX, KK

$$SX + KK => SX$$

ADDCY sX, sY

$$sX + sY + CARRY => sX$$

ADDCY sX, KK

$$sX + KK + CARRY => sX$$

Arithmetic Instructions (2)

Subtraction

SUB sX, sY

$$SX - SY => SX$$

SUB sX, KK

$$SX - KK \Rightarrow SX$$

SUBCY sX, sY

$$sX - sY - CARRY \Rightarrow sX$$

SUBCY sX, KK

$$sX - KK - CARRY \Rightarrow sX$$

 $\mathbf{C}\mathbf{Z}$

IMM, DIR

11

Test and Compare Instructions

TEST

TEST sX, sY

sX and sY => none

TEST sX, KK

sX and KK => none

IMM, DIR

 $\mathbf{C}\mathbf{Z}$

11

C = parity of the result

IMM, DIR

11

COMPARE

COMPARE sX, sY

sX - sY => none

COMPARE sX, KK

sX - KK => none

Table 3-3: COMPARE Instruction Flag Operations

Flag	When Flag=0	When Flag=1
ZERO	Operand_1 ≠ Operand_2	Operand_1 = Operand_2
CARRY	Operand_1 > Operand_2	Operand_1 < Operand_2

Data Movement Instructions (1)

LOAD

LOAD | IMM, DIR

LOAD sX, sY

sY => sX

LOAD sX, KK

KK => sX

Data Movement Instructions (2)

CZ

STORE

DIR, IND

_ _

STORE sX, KK

 $sX \Rightarrow RAM(KK)$

STORE sX, (sY)

sX => RAM((sY))

FETCH

DIR, IND

_ _

FETCH sX, KK

 $RAM(KK) \Rightarrow sX$

FETCH sX, (sY)

 $RAM((sY)) \Rightarrow sX$

Data Movement Instructions (3)

		$\mathbf{C}\mathbf{Z}$
INPUT	DIR, IND	
INPUT sX, KK		
$sX \leq PORT(KK)$		
INPUT sX, (sY)		
$sX \leq PORT((sY))$		
OUTPUT	DIR, IND	
OUTPUT sX, KK		
$PORT(KK) \leq sX$		
OUTPUT sX, (sY)		
$PORT((sY)) \leq sX$		

Edit instructions - Shifts


Table 3-4: PicoBlaze Shift Instructions

	Shift Left		Shift Right
SL0	Shift Left with '0' fill. CARRY Register sx 7 6 5 4 3 2 1 0 ← '0'	SR0	Shift Right with '0' fill. Register sx CARRY '0'→ 7 6 5 4 3 2 1 0 →
SL1	Shift Left with '1' fill. CARRY Register sx 7 6 5 4 3 2 1 0	SR1	Shift Right with '1' fill. Register sx CARRY '1'
SLX	Shift Left, eXtend bit 0. CARRY Register sx 7 6 5 4 3 2 1 0	SRX	Shift Right, sign eXtend. Register sx
SLA	Shift Left through All bits, including CARRY. CARRY Register sx 7 6 5 4 3 2 1 0	SRA	Shift Right through All bits, including CARRY. Register sx CARRY 7 6 5 4 3 2 1 0

^{*}All shift instructions affect Zero and Carry flags

Edit instructions - Rotations

Table 3-5: PicoBlaze Rotate Instructions



*All rotate instructions affect Zero and Carry flags

Program Flow Control Instructions (1)

JUMP AAA

 $PC \leq AAA$

JUMP C, AAA

if C=1 then PC <= AAA else PC <= PC + 1

JUMP NC, AAA

if C=0 then PC <= AAA else PC <= PC + 1

JUMP Z, AAA

if Z=1 then $PC \le AAA$ else $PC \le PC + 1$

JUMP NC, AAA

if Z=0 then $PC \le AAA$ else $PC \le PC + 1$

Program Flow Control Instructions (2)

CALL AAA

CALL C | Z, AAA

CALL NC | NZ, AAA

```
if C | Z =0 then
    TOS <= TOS+1; STACK[TOS] <= PC; PC <= AAA
else
    PC <= PC + 1
```

Program Flow Control Instructions (3)

RETURN

```
PC \le STACK[TOS] + 1; TOS \le TOS - 1
```

RETURN C | Z

```
if C | Z =1 then
    PC <= STACK[TOS] + 1; TOS <= TOS - 1
else
    PC <= PC + 1</pre>
```

RETURN NC | NZ

```
if C | Z =0 then
    PC <= STACK[TOS] + 1; TOS <= TOS - 1
else
    PC <= PC + 1</pre>
```

Interrupt Related Instructions

RETURNI ENABLE

```
PC <= STACK[TOS]; TOS <= TOS - 1;
I <= 1; C<= PRESERVED C; Z<= PRESERVED Z
```

RETURNI DISABLE

```
PC <= STACK[TOS]; TOS <= TOS - 1;
I <= 0; C<= PRESERVED C; Z<= PRESERVED Z
```

ENABLE INTERRUPT

I <= 1;

DISABLE INTERRUPT

I <=0;