


a_g_6

2_8-6


alteb

1 Comparator Gate level Design:



agb =
$$\overline{A_1}\overline{A_0}\overline{B_1}\overline{B_0} + \overline{A_1}A_0\overline{B_1}\overline{B_0}$$

+ $\overline{A_1}A_0\overline{B_1}\overline{B_0} + \overline{A_1}\overline{A_0}\overline{B_1}\overline{B_0}$



Two Bit_comparator (output a_eq_b, a_et_b, a_gt_b, input [1:0] a, b); Aobar, Albar, Blbar, Bobar; wire C1/ C2/ C3 5 C4 ; wire (Asbar, a [o]); not1 10ot (Alban, all) i notal NOT (Bobar , b[0]); nst 3 NOT (BIbar 1 b[1]) ; (CI, Abbar, Albar, Bobar, Bibar); not4 NOT a_H_b (c2 / Alban, Biban, alo] , blo]) ; andl **QUA** a_gt_b and 2 AND (c3 / Aobar, Bobar, a [I], b[1]); and 3 AND end module (c4, a[i], a[o], b[i], b[o]); AND

```
modele TwoBit_comparator (output a_gt_b, a_eq_b, a_lt_b,
                  input [1:0] a, b);
 wine Ao, AI, BI, Baz;
arign Ao = a [o] ;
anign AI = a[I]j
amign Bo = b[0];
     BI = b[I]; not and
arrign a eq b = ((NAI) & (NAO) & (NBI) & (NBO)) // 00 & 00
          ((iAi) & AO & (~Bi) & BO) // 01 & 01
      OR ( A1& (~A0) & B1 & (~B0) ) 11 10 & 10
              1 (A1& A0 & B1 & B0); // 11 & 11
```

arrign
$$a_{-}gt_{-}b = (A_{1} \& (nB_{1})) | (A_{1} \& A_{0} \& (nB_{0})) | (A_{0} \& (nB_{0}) \& (nB_{1}) ;$$
arrign $a_{-}lt_{-}b = ((nA_{1}) \& B_{1}) | ((nA_{1}) \& (nA_{0}) \& B_{0}) | (B_{1} \& B_{0} \& (nA_{0}) ;$
end module

assign a eq.b =
$$(a = b)$$
? (b) ;

assign a eq.b = $(a = b)$? (b) ;

assign a eq.b = $(a < b)$? (b) ;

assign a eq.b = $(a < b)$? (b) ;

assign a eq.b = $(a < b)$? (b) ;

end module

