

Introduction and Theory:

The purpose of this lab is to understand and modify a Datapath-controller UART design. A testbench will be created to test the functionality of the UART top module and then odd parity will be implemented to the Datapath.

Experimental Methods:

1. Create a testbench for the given UART design and verify the functionality of the datapath and the controller modules.

The test bench implemented into the UART code provided is found highlighted red on page 4 in the appendix. The waveforms from the test bench are shown in **Figure 1**. In order to properly sequence the UART Datapath-controller, the data byte is input when the LOAD TX DATA goes high for one clock cycle. This loads the input data to the TX Data register. Next clock cycle, the Byte Ready goes high for one clock cycle placing controller into IDLE state. Finally, the TRANSMIT BYTE goes high starting the UART transmission. In this testbench, two bytes were sent in succession to prove continuous operation. 0x55 and 0xBA were transmitted successfully as shown in the SERIAL DATA OUT waveform in **Figure 1**. The Start bit goes low telling the receiver that data is next. Then the data bits are sent in LSB to MSB order. (Big Endian)




Figure 1: UART Testbench Part 1

2. Modify the design to include an odd parity bit in the transmission data.

The odd parity was implemented on in the Datapath module. A wire (odd_parity) was added and TX_datareg, TX_shiftreg were expanded by one bit in the code shown in orange on appendix code page 3. Odd_parity is continually assigned to the summation of all the data bits. Even number of bits will be parity 0, and odd number bits will be 1. Finally, the data shifting needed adjusted for the extra bit. That change is shown in appendix page 4 code in orange. The results from using the same testbench are shown in **Figure 2**. The testbench provided a byte with even and odd parity with the parity bits shown in red. Comparing **Figure 1** to **Figure 2** shows the proper implementation of odd parity.




Figure 2: UART Testbench Part 2

Conclusion:

In this lab, a testbench was created to test the functionality of the UART Datapath-controller provided in the lab handout. **Figure 1** clearly shows the sequencing of the control lines, input data, and the serial UART output data. The same testbench was used after the odd parity bit was added to the datapath module. **Figure 2** also shows how the parity bit was implemented properly adding a bit to the UART transmission. Hexadecimal values of 0x55 and 0xBA were used to test the parity because 0x55 is even while 0xBA is odd.

Appendix:

Date: March 26, 2022	UART_TX.v	Project: UART_TX
1	/*-----	
2	UART transmitter design parametrizable (Datapath - Controller)	
3	-----*	
4	/	
5	module UART_TX #(parameter word_size = 8)(
6	// size of data: 8 bits	
7	// ports connected to data-path	
8	output	Serial_out, // serial output of data
9	channel	
10	input	[word_size-1 : 0] Data_Bus, // Host data bus holding
11	data word	
12	// ports connected to the controller	
13	input	Load_Tx_datareg, // used by host to load the
14	data register	
15	input	Byte_ready, // used by host to signal
16	ready	
17	input	T_byte, // used by host to signal
18	start of transmission	
19	input	clock, // bit clock of the
20	transmitter	
21	input	reset // resets internal
22	registers and	
23	with ones for idle state	// loads the TX_shiftreg
24);	
25	Control_Unit M0	(
26	internal_out	Load_Tx_DR, // loads Data_Bus into Tx_datareg -
27	internal_out	Load_Tx_SR, // loads Tx_datareg into Tx_shiftreg -
28	internal_out	start, // launches shifting of bits in Tx_shiftreg -
29	internal_out	shift, // shifts bits in Tx_shiftreg -
30	internal_out	clear, // clears bit_count after last bit is sent -
31	internal_out	Load_Tx_datareg, // asserts Load_Tx_DR in state idle -
32	port_in	Byte_ready, // asserts Load_Tx_SR in state idle -
33	port_in	T_byte, // asserts start signal in state waiting -
34	port_in	BC_lt_BCmax, // indicates status of bit counter -
35	internal_in	clock, //
36	port_in	reset //
37	port_in	
38);	
39	Datapath_Unit M1	(
40	port_out	Serial_out, // serial output of data channel -
41	internal_out	BC_lt_BCmax, // indicates status of bit counter -
42	internal_out	Data_Bus, // data bus holding data_word -
43	port_in	Load_Tx_DR, // loads Data_Bus into Tx_datareg -
44	internal_in	Load_Tx_SR, // loads Tx_datareg into Tx_shiftreg -
45	internal_in	start, // launches shifting of bits in Tx_shiftreg -
46	internal_in	shift, // shifts bits in Tx_shiftreg -
47	internal_in	clear, // clears bit_count after last bit is sent -
48	internal_in	clock, //

```

Date: March 26, 2022
UART_TX.v
Project: UART_TX

49  port_in          reset          //
50  port_in          );
51
52  endmodule
53
54
55  //-----
56
57  module Control_Unit  #(
58
59      parameter      one_hot_count = 3,          // number of one-hot states
60      register        parameter    state_count = one_hot_count,    // number of bits in state
61
62      parameter      idle    = 3'b001,
63                    waiting  = 3'b010,
64                    sending  = 3'b100
65  )(
66
67      output reg      Load_Tx_DR,    // loads Data_Bus into Tx_datareg      -
68      internal_out    output reg      Load_Tx_SR,    // loads Tx_datareg into Tx_shiftreg  -
69      internal_out    output reg      start,          // launches shifting of bits in Tx_shiftreg -
70      internal_out    output reg      shift,          // shifts bits in Tx_shiftreg          -
71      internal_out    output reg      clear,          // clears bit_count after last bit is sent -
72
73      port_in          input          Load_Tx_datareg, // asserts Load_Tx_DR in state idle    -
74      port_in          input          Byte_ready,      // asserts Load_Tx_SR in state idle    -
75      port_in          input          T_byte,          // asserts start signal in state waiting -
76      port_in          input          BC_lt_BCmax,     // indicates status of bit counter      -
77      internal_in      input          clock,           //
78      port_in          input          reset            //
79  );
80
81  reg [state_count-1 : 0] state, next_state;    // state machine controller
82
83  always @ (posedge clock, negedge reset)
84  begin: State_transition
85
86      if (reset == 1'b0)
87          state <= idle; else
88          state <= next_state; end
89
90  always @ (state, Load_Tx_datareg, Byte_ready, T_byte, BC_lt_BCmax)
91  begin: Output_and_next_state
92
93      Load_Tx_DR = 0;
94      Load_Tx_SR = 0;
95      start      = 0;
96      shift      = 0;
97      clear      = 0;
98      next_state = idle;
99
100      case (state)
101
102      idle: if (Load_Tx_datareg == 1'b1) begin
103          Load_Tx_DR = 1;
104          next_state = idle;
105          end
106      else if (Byte_ready == 1'b1) begin
107
108

```



```

Date: March 26, 2022
UART_TX.v
Project: UART_TX

109         Load_Tx_SR = 1;
110         next_state = waiting;
111     end
112
113     waiting: if (T_byte == 1'b1) begin
114         start = 1;
115         next_state = sending;
116     end
117     else next_state = waiting;
118
119     sending: if (BC_lt_BCmax) begin
120         shift = 1;
121         next_state = sending;
122     end
123     else begin
124         clear = 1;
125         next_state = idle;
126     end
127     default: next_state = idle;
128
129 endcase
130
131 end
132
133 endmodule
134
135
136
137 -----
138 module Datapath_Unit #(
139     parameter
140         word_size = 8,
141         size_bit_count = 3,
142         // size of the bit counter.
143         all_ones = {(word_size+1){1'b1}} // Must count word_size + 1
144                                         // 9 bits of ones
145     )(
146
147     output Serial_out, // serial output of data
148     channel - port_out BC_lt_BCmax, // indicates status of bit
149     counter - internal_out Data_Bus, // data bus holding
150     data_word - port_in
151     input Load_Tx_DR, // loads Data_Bus into Tx_datereg -
152     internal_in Load_Tx_SR, // loads Tx_datereg into Tx_shiftreg -
153     internal_in start, // launches shifting of bits in Tx_shiftreg -
154     internal_in shift, // shifts bits in Tx_shiftreg -
155     internal_in clear, // clears bit_count after last bit is sent -
156     internal_in clock, //
157     port_in input reset //
158     port_in
159 );
160
161     reg [word_size : 0] Tx_datereg; // transmit data register
162     reg [word_size + 1 : 0] Tx_shiftreg; // transmit shift register {data,
163     startbit}
164     reg [size bit count : 0] bit_count; // counts the bits that are transmitted
165     wire odd_parity;
166
167     assign Serial_out = Tx_shiftreg[0];
168     assign BC_lt_BCmax = (bit_count < word_size+2);
169     assign odd_parity = Data_Bus[0]+Data_Bus[1]+Data_Bus[2]+Data_Bus[3]+Data_Bus[4]+
170     Data_Bus[5]+Data_Bus[6]+Data_Bus[7];
171
172     always @ (posedge clock, negedge reset)
173     if (reset == 0) begin

```

```

Date: March 26, 2022
UART_TX.v
Project: UART_TX

171 Tx_shiftreg <= all_ones;
172 bit_count <= 0;
173 end
174
175 else begin: Register_Transfers
176
177     if (Load_Tx_DR == 1'b1)
178         Tx_datareg <= {odd_parity, Data_Bus[word_size - 1 : 0]}; //
179         // get the data word from data bus
180         if (Load_Tx_SR == 1'b1)
181             Tx_shiftreg <= {Tx_datareg, 1'b1}; // load shift reg and insert stop bit
182         if (start == 1'b1)
183             Tx_shiftreg [0] <= 0; // signal start of transmission
184         if (clear == 1'b1)
185             bit_count <= 0;
186         if (shift == 1'b1) begin
187             Tx_shiftreg <= {1'b1, Tx_shiftreg [word_size + 1 : 1]}; // shift right
188             // and fill with 1's
189             bit_count <= bit_count + 1;
190         end
191     end
192 endmodule

193
194 module UART_TX_tb ();
195
196     wire Serial_out; //UUT output
197
198     reg clock, reset, Load_Tx_datareg, Byte_ready, T_byte; //UUT input
199     reg [7:0] Data_Bus;
200
201     UART_TX UUT (Serial_out, Data_Bus, Load_Tx_datareg, Byte_ready, T_byte, clock, reset);
202
203     initial begin
204         clock = 1'b0;
205         forever #10 clock = ~clock;
206     end
207
208     initial fork
209
210         reset = 1'b0; Data_Bus = 8'h55; Load_Tx_datareg = 1'b0; Byte_ready = 1'b0;
211         T_byte = 1'b0;
212         #10 reset = 1'b1;
213         #60 Load_Tx_datareg = 1'b1;
214         #80 Load_Tx_datareg = 1'b0;
215         #90 Data_Bus = 8'h00;
216         #100 Byte_ready = 1'b1;
217         #120 Byte_ready = 1'b0;
218         #120 T_byte = 1'b1;
219         #140 T_byte = 1'b0;
220         #300 Byte_ready = 1'b0;
221         #410 Data_Bus = 8'hBA;
222         #420 Load_Tx_datareg = 1'b1;
223         #440 Load_Tx_datareg = 1'b0;
224         #450 Data_Bus = 8'h00;
225         #460 Byte_ready = 1'b1;
226         #480 Byte_ready = 1'b0;
227         #480 T_byte = 1'b1;
228         #500 T_byte = 1'b0;
229         #660 Byte_ready = 1'b0;
230
231     join
232
233     initial begin
234         $monitor ($time, "Data In = %h Data Out = %h", Data_Bus, Serial_out);
235     end
236
237 endmodule
238
239
240
241
242

```

Testbench