```
1   //Name Ron Kalin  Class: EE417 Summer 2024, Date: 07/19/24
2   //Lesson 10 HW Question 02 & 03
3   //Group: Ron Kalin/ Lamin Jammeh
4   //Project Description: test-bench for pipeline FIR filter
5   module Pipeline_FIR_tb ();
6
7   parameter FIR_order    = 6;  // order of the filter
8   parameter sample_size  = 4;  // word size of input samples max 15
9   parameter weight_size  = 5;  // component of word_size_out max 31
10  parameter word_size_out= sample_size + weight_size + 3; // max possible output 15*31*(6+1)=
    12digits
11  parameter product_size = sample_size + weight_size; //max 9
12
13  wire  [word_size_out -1: 0] FIR_MAC;       //declare outputs
14  wire  [word_size_out -1: 0] FIR_pipeline_A;
15  wire  [word_size_out -1: 0] FIR_pipeline_B;
16  wire  [word_size_out -1: 0] FIR_pipeline_C;
17  //wire  [word_size_out -1: 0] FIR_out_pipeline; //pipeline_a
18  //wire  [word_size_out -1: 0] FIR_out; //pipeline_b
19
20  reg   [sample_size -1: 0] Sample_in;    //declare inputs
21  reg                       clock, reset;
22  //instantiate unit under test
23  Pipeline_FIR UUT (FIR_pipeline_A, FIR_pipeline_B, FIR_pipeline_C,
24                    FIR_MAC, Sample_in, clock, reset);
25  //Pipeline_FIR_a UUT ( FIR_out_pipeline, Sample_in, clock, reset);
26  //Pipeline_FIR_b UUT ( FIR_out, Sample_in, clock, reset);
27  wire  [word_size_out -1: 0] FIR_assign;   assign FIR_assign = UUT.FIR_assign; //probe for
    no pipeline assign
28  // Probes to observe pipeline register PR0 -b
29  wire  [product_size -1: 0] PR00;  assign PR00 = UUT.M3.PR0[0];
30  wire  [product_size -1: 0] PR01;  assign PR01 = UUT.M3.PR0[1];
31  wire  [product_size -1: 0] PR02;  assign PR02 = UUT.M3.PR0[2];
32  wire  [product_size -1: 0] PR03;  assign PR03 = UUT.M3.PR0[3];
33  wire  [product_size -1: 0] PR04;  assign PR04 = UUT.M3.PR0[4];
34  wire  [product_size -1: 0] PR05;  assign PR05 = UUT.M3.PR0[5];
35  wire  [product_size -1: 0] PR06;  assign PR06 = UUT.M3.PR0[6];
36
37  // Probes to observe pipeline register PR1 -b
38  wire  [product_size -1: 0] PR11;  assign PR11 = UUT.M3.PR1[1];
39  wire  [product_size -1: 0] PR12;  assign PR12 = UUT.M3.PR1[2];
40  wire  [product_size -1: 0] PR13;  assign PR13 = UUT.M3.PR1[3];
41  wire  [product_size -1: 0] PR14;  assign PR14 = UUT.M3.PR1[4];
42  wire  [product_size -1: 0] PR15;  assign PR15 = UUT.M3.PR1[5];
43  wire  [product_size -1: 0] PR16;  assign PR16 = UUT.M3.PR1[6];
44
45  // Probes to observe pipeline register PR2 -b
46  wire  [product_size -1: 0] PR22;  assign PR22 = UUT.M3.PR2[2];
47  wire  [product_size -1: 0] PR23;  assign PR23 = UUT.M3.PR2[3];
48  wire  [product_size -1: 0] PR24;  assign PR24 = UUT.M3.PR2[4];
49  wire  [product_size -1: 0] PR25;  assign PR25 = UUT.M3.PR2[5];
50  wire  [product_size -1: 0] PR26;  assign PR26 = UUT.M3.PR2[6];
51
52  // Probes to observe pipeline register PR3 -b
53  wire  [product_size -1: 0] PR33;  assign PR33 = UUT.M3.PR3[3];
54  wire  [product_size -1: 0] PR34;  assign PR34 = UUT.M3.PR3[4];
55  wire  [product_size -1: 0] PR35;  assign PR35 = UUT.M3.PR3[5];
56  wire  [product_size -1: 0] PR36;  assign PR36 = UUT.M3.PR3[6];
57
58  // Probes to observe pipeline register PR4 -b
59  wire  [product_size -1: 0] PR44;  assign PR44 = UUT.M3.PR4[4];
60  wire  [product_size -1: 0] PR45;  assign PR45 = UUT.M3.PR4[5];
61  wire  [product_size -1: 0] PR46;  assign PR46 = UUT.M3.PR4[6];
62
63  // Probes to observe pipeline register PR5 -b
64  wire  [product_size -1: 0] PR55;  assign PR55 = UUT.M3.PR5[5];
65  wire  [product_size -1: 0] PR56;  assign PR56 = UUT.M3.PR5[6];
66
67  // Probes to observe pipeline register PR0 -c
68  wire  [product_size -1: 0] PR00c;  assign PR00c = UUT.M4.PR0[0];
```

```
69   wire  [product_size -1: 0] PR01c;  assign PR01c = UUT.M4.PR0[1];
70   wire  [product_size -1: 0] PR02c;  assign PR02c = UUT.M4.PR0[2];
71   wire  [product_size -1: 0] PR03c;  assign PR03c = UUT.M4.PR0[3];
72   wire  [product_size -1: 0] PR04c;  assign PR04c = UUT.M4.PR0[4];
73   wire  [product_size -1: 0] PR05c;  assign PR05c = UUT.M4.PR0[5];
74   wire  [product_size -1: 0] PR06c;  assign PR06c = UUT.M4.PR0[6];
75
76   // Probes to observe pipeline register PR1 -c
77   wire  [product_size -1: 0] PR12c;  assign PR12c = UUT.M4.PR1[2];
78   wire  [product_size -1: 0] PR13c;  assign PR13c = UUT.M4.PR1[3];
79   wire  [product_size -1: 0] PR14c;  assign PR14c = UUT.M4.PR1[4];
80   wire  [product_size -1: 0] PR15c;  assign PR15c = UUT.M4.PR1[5];
81   wire  [product_size -1: 0] PR16c;  assign PR16c = UUT.M4.PR1[6];
82
83   // Probes to observe pipeline register PR2 -c
84   wire  [product_size -1: 0] PR24c;  assign PR24c = UUT.M4.PR2[4];
85   wire  [product_size -1: 0] PR25c;  assign PR25c = UUT.M4.PR2[5];
86   wire  [product_size -1: 0] PR26c;  assign PR26c = UUT.M4.PR2[6];
87
88   //clock cycle
89   always //#5 clock = clock;
90    begin
91     clock = 1;
92     forever #5 clock = ~clock;
93    end
94
95   initial begin
96   reset = 1; //reset everything
97   #40 reset = 0; //4 clock cycles, allow to run
98   //end
99
100  //test stimulus
101  Sample_in = 0;   #100
102  Sample_in = 1;   #10   //impulse response
103  Sample_in = 0;   #100
104  Sample_in = 10;  #50   //same input over 5 clock cycles
105  Sample_in = 0;   #100
106  Sample_in = 1;   #10
107  Sample_in = 2;   #10
108  Sample_in = 8;   #10
109  Sample_in = 2;   #10
110  Sample_in = 1;   #10
111  Sample_in = 0;   #100
112  Sample_in = 15;  #100
113  Sample_in = 0;   #40 $stop; //stop simulation, close debug window to view waveform
114  end
115
116  //display results
117  always @(posedge clock)
118    begin
119  $display("FIR_MAC: %u, FIR_pipeline_A: %u, FIR_pipeline_B: %u, FIR_pipeline_C: %u"  ,
120            FIR_MAC, FIR_pipeline_A, FIR_pipeline_B, FIR_pipeline_C);
121  //$display("FIR_out_pipeline: %h", FIR_out_pipeline );
122  //$display("FIR_out: %h", FIR_out );
123  end
124
125  endmodule
```