

Logic Design using FPGAs Structural Design -Comparator

Objective: Structural Design using Verilog modules and using the RTL viewer to verify the nested structure of the design.

Design:

(a) Write a gate-level model describing the operation of a TwoBit comparator. The module will have 2 Two-bit inputs: **a**, and **b**. Three outputs indicate whether a equals b, a is less than b, or a is greater than b. Create the Karnaugh map and find the expression for the switching function for **the three outputs**.


- (b) Use the TwoBit comparator to design a FourBit comparator. Add any additional logic needed.
- (c) Verify the connection using the RTL Viewer, and verify the interconnections of the instantiated module.
- (d) The Verilog Code should be well documented.

```
module twoBit_comparator (a, b, a_less_b, a_greater_b, a_equal_b);
                                                                                           module twoBit_comparator_tb ();
input [1:0] a,b;
                                                                                           reg [3:0] ab;
output
            a_less_b, a_greater_b, a_equal_b;
                                                                                           wire AlB, AgB, AeB;
wire a0,
            a1,
                  b0,
                          b1;
wire a0bar, a1bar, b0bar, b1bar;
                                                                                           twoBit_comparator uut (.a (ab[1:0]),
                                                                                                                   .a (ab[3:2]),
.b (ab[3:2]),
(A]B),
assign a0 = a[0]:
                        assign a0bar = \sim a0:
assign a1 = a[1];
                        assign albar = \sim a1;
                                                                                                                   .a_greater_b (AgB),
assign b0 = b[0];
                        assign b0bar = \simb0;
                                                                                                                   .a_equal_b (AeB) );
assign b1 = b[1];
                        assign b1bar = \simb1;
                                                                                           initial
assign a_less_b = (b1 & a1bar) | (a0bar & a1bar & b0) | (b0 & b1 & a0bar);
                                                                                           begin
                                                                                           ab = 4'b00000;
assign a_greater_b = (a1 & b1bar) | (a0 & b1bar & b0bar) | (a0 & a1 & b0bar);
                                                                                           forever
                                                                                           #10 ab = ab + 4'b0001;
assign a_equal_b = (a0bar & a1bar & b0bar & b1bar) |
                                                                                           end
                     (a0 & a1bar & b0 & b1bar)
                     (a0bar & a1 & b0bar & b1)
                                                                                           endmodule
                     (a0 & a1 & b0 & b1);
```


endmodule





```
module fourBit_comparator_tb ();
module fourBit_comparator (A,B,A_less_B, A_greater_B, A_equal_B);
input [3:0] A,B;
                                                                                                [7:0] AB;
           A_less_B, A_greater_B, A_equal_B;
output
                                                                                                     A_less_B, A_greater_B, A_equal_B;
                                                                                          wire
wire MSB_A_less_B, MSB_A_greater_B, MSB_A_equal_B;
                                                                                          //fourBit_comparator (A,B,A_less_B, A_greater_B, A_equal_B);
wire LSB_A_less_B, LSB_A_greater_B, LSB_A_equal_B;
                                                                                          twoBit_comparator MSB (A[3:2], B[3:2], MSB_A_less_B, MSB_A_greater_B, MSB_A_equal_B);
                                                                                                                .A_less_B
                                                                                                                              (A_less_B),
twoBit_comparator LSB (A[1:0], B[1:0], LSB_A_less_B, LSB_A_greater_B, LSB_A_equal_B);
                                                                                                                .A_greater_B
                                                                                                                              (A_greater_B),
                                                                                                                .A_equal_B
                                                                                                                              (A_equal_B)
                                                                                                                                              );
assign A_equal_B = MSB_A_equal_B & LSB_A_equal_B;
                                                                                          initial
assign A_less_B
                 = MSB_A_less_B
                                   | (MSB_A_equal_B & LSB_A_less_B);
                                                                                          begin
assign A_greater_B = MSB_A_greater_B | (MSB_A_equal_B & LSB_A_greater_B);
                                                                                              AB = 8'b0000\_0000;
                                                                                              forever
endmodule
                                                                                              #10 AB = AB + 1;
                                                                                          endmodule
```



- 1. Expand the created signal AB into single bits in the simulation waveform window.
- 2. Select the bits [3:0] and combine signals them into one bus and call it A.
- 3. Select the bits [7:4] and combine signals them into one bus and call it B.
- 4. Select A and B buses and choose group.
- 5. Call the group inputs adjust its height as required.







You can change the order of the signals by dragging them up or down.

You can also right click on any of the buses and change the **radix** to **unsigned** to display unsigned decimal or choose from the different radix options such as: binary, hexadecimal or octal.