Design Verilog HDL Code -

The code for the top module, controller, and DataPath is given in the textbook. Comments included to follow and show understanding of functionality.


UART RCVR.v


Project: UAR


```
module UART_RCVR #(parameter word_size = 8, half_word = word_size /2)
(output [word_size -1: 0] RCV_datareg,
  output read_not_ready_out, Error1, Error2,
  input Serial_in, read_not_ready_in, Sample_clk, rst_b );
          Control Unit MO (
  7
               read_not_ready_out,
Error1,
  8
               Error2,
clr_Sample_counter,
inc_Sample_counter,
10
11
               clr_Bit_counter,
13
               inc_Bit_counter, shift,
               load,
15
               read_not_ready_in,
16
               Ser_in_0,
SC_eq_3,
SC_lt_7,
BC_eq_8,
17
18
19
21
                Sample_clk,
22
               rst_b );
23
          Datapath_Unit M1 (
25
               RCV_datareg,
               Ser_in_0,
SC_eq_3,
SC_lt_7,
26
27
               BC_eq_8,
Serial_in,
29
30
31
               clr_Sample_counter,
32
                inc_Sample_counter,
              inc_Sample_counter,
clr_Bit_counter,
inc_Bit_counter,
shift,
load,
Sample_clk,
rst_b );
33
34
35
36
37
38
39
40
          endmodule
41
42
          parameter word_size = 8, half_word = word_size /2, Num_state_bits = 2, idle = 2'b00, starting = 2'b01, receiving = 2'b10// one-hot assignment
)(
43
44
               output reg read_not_ready_out,
Error1, Error2,
clr_Sample_counter,
45
46
47
                               inc_Sample_counter
clr_Bit_counter,
48
50
                               inc_Bit_counter, shift,
51
52
53
                               load,
input read_not_ready_in,
              input read_not_ready_in,
    Ser_in_0,
    SC_eq_3,
    SC_lt_7,
    BC_eq_8,
    Sample_clk,
    rst_b );
reg [word_size-1: 0] RCV_shftreg;
reg [Num_state_bits -1: 0] state, next_state;
always @ (posedge Sample_clk)
    if (rst_b == 1'b0) state <= idle; else state <= next_state;
always @ (state_Ser_in_0, SC_eq_3, SC_lt_7, read_not_ready_in) begin
    read_not_ready_out = 0;</pre>
54
55
56
57
58
59
60
61
62
63
64
                 always @ (state, Ser_Inc
read_not_ready_out = 0;
clr_Sample_counter = 0;
clr_Bit_counter = 0;
inc_Sample_counter = 0;
inc_Bit_counter = 0;
65
66
67
68
```

```
shift = 0;
Error1 = 0;
Error2 = 0;
load = 0;
next_state = idle;
      71
72
73
74
75
76
77
78
79
80
                              rext_state = idle;
case (state)
idle: if (Ser_in_0 == 1'b1) next_state = starting;
    else next_state = idle;
    starting: if (Ser_in_0 == 1'b0) begin
    next_state = idle;
    clr_Sample_counter = 1;
end
                                  clr_Sample_counter = 1;
end
else if (SC_eq_3 == 1'b1) begin
    next_state = receiving;
    clr_Sample_counter = 1;
end else begin inc_Sample_counter = 1; next_state = starting; end
receiving: if (SC_lt_7 == 1'b1) begin
    inc_Sample_counter = 1;
    next_state = receiving;
end
else begin
      81
82
83
84
      85
86
87
88
89
                                                                            end
else begin
clr_Sample_counter = 1;
if (!BC_eq_8) begin
shift = 1;
inc_Bit_counter = 1;
next_state = receiving;
end
else begin
next_state = idle;
read_not_ready_out = 1;
clr_Bit_counter = 1;
    90
91
92
93
94
95
96
97
98
                                                                                   clr_Bit_counter = 1;
if (read_not_ready_in == 1'b1) Error1 = 1;
else if (Ser_in_0 == 1'b1) Error2 = 1;
else load = 1;
  100
  101
102
103
  104
  105
106
107
108
109
                                                                             end
next_state = idle;
                    default:
endcase
end
endmodule
                    module Datapath_Unit #(parameter
  word_size = 8, half_word = word_size /2, Num_counter_bits = 4
)(
  110
111
112
113
114
                         output reg [word_size-1: 0] RCV_datareg,
                                                                                                                   RCV_datareg,
Ser_in_0,
SC_eq_3,
SC_lt_7,
SC_lt_7,
SC_lt_8,
Serial_in,
clr_Sample_counter,
inc_Sample_counter,
inc_Bit_counter,
shift,
load,
  115
  116
117
118
119
  121
  122
123
  124
                       shift,
load,
Sample_clk,
reg [word_size-1: 0] RCV_shftreg;
reg [Num_counter_bits -1: 0] Sample_counter;
reg [Num_counter_bits: 0] Bit_counter;
assign Ser_in_0 = (Serial_in == 1'b0);
assign SC_eq_8 = (Bit_counter == word_size);
assign SC_lt_7 = (Sample_counter <= word_size -1);
assign SC_eq_3 = (Sample_counter <= half_word -1);
  125
  126
127
128
129
  133
134
  135
                         always @ (posedge Sample_clk)
if (rst_b == 1'b0) begin// syr
Sample_counter <= 0;
Bit_counter <= 0;</pre>
  136
137
                                                                                                               synchronous rst_b
  138
  139
late: July 06, 2024
                                                                                                                                                UART_RCVR.v
                         RCV_datareg <= 0;
RCV_shftreg <= 0;
end
else begin
if (clr_Sample_counter == 1) Sample_counter <= 0;
else if (inc_Sample_counter == 1) Sample_counter <= Sample_counter + 1;</pre>
  140
141
142
143
144
145
146
147
                      if (clr_Bit_counter == 1) Bit_counter <= 0;
else if (inc_Bit_counter == 1) Bit_counter <= Bit_counter + 1;
if (shift == 1) RCV_shftreg <= {Serial_in, RCV_shftreg[word_size-1:1]};
if (load == 1) RCV_datareg <= RCV_shftreg;
end
endmodule</pre>
   149
150
151
152
```

RTL Viewer







Testbench Verilog HDL Code

create the testbench code to obtain the correct simulation results given in the book. UART_RCVR_tb.v ate: July 06, 2024

```
Project: L
                           module UART_RCVR_tb ();
                         module UART_RCVR_tb ();
//set the parameters
parameter half_cycle = 5; //half cycle time of clock
parameter full_cycle = 10; //full cycle time of clock
parameter cycle_time = 160; //rumber of cycles before next cycle
parameter cycle_time = 160; //rumber of cycles before next cycle
parameter word_size = 8, half_word = word_size /2; //bit length of word inputs
/*top level module under test original declaration
module UART_RCVR_Eparameter word_size = 8, half_word = word_size /2)
(output [word_size -1: 0] RCV_datareg,
    output read_not_ready_out, Error1, Error2,
    input Serial_in, read_not_ready_in, Sample_clk, rst_b);*/
//define outputs as wires, inputs as registers
wire [word_size -1: 0] RCV_datareg;
wire read_not_ready_out, Error1, Error2;
reg_Serial_in, read_not_ready_in, Sample_clk, rst_b;
/*wire [word_size-2:0] stateProbe2; //internal probe wire for troubleshooting
wire [2*word_size-1: 0] multiplierProbe;
reg_[word_size-1: 0] multiplierObe;
reg_[cword_size-1: 0] multiplierObe;
reg_[cword_size-1: 0] multiplierObe;
reg_[cword_size-1: 0] multiplierObe;
start, clk, rst;
*/
10
11
12
13
14
15
16
17
21
22
23
 25
 28
29
                                                                                                                                                                     start, clk, rst;
                             reg
 30
                            31
32
33
34
35
36
37
38
39
40
41
42
                                                                                                                                                     .Error2 (Error2).
                                                                                                                                                     .Serial_in(Serial_in),
.read_not_ready_in(read_not_ready_in),
.Sample_clk(Sample_clk),
                                                                                                                                                      .rst_b(rst_b)
):
                           //internal probe monitors
//assign stateProbe = UUT.state;
//assign Ser_in_0
= UUT.Datapath_Unit.Ser_in_0;
//assign clr_Sample_counter
//assign inc_Sample_counter
//assign inc_Bit_counter
//assign inc_Bit_counter
//assign inc_Bit_counter
//assign Sample_counter
= UUT.Datapath_Unit.inc_Bit_counter;
UUT.Datapath_Unit.RCV_shftreg;
= UUT.Datapath_Unit.RCV_shftreg;
= UUT.Datapath_Unit.sample_counter;
= UUT.Datapath_Unit.sample_counter;
= UUT.Datapath_Unit.sample_counter;
= UUT.Datapath_Unit.six_Bit_counter;
= UUT.Datapath_Unit.RCV_shftreg;
= UUT.Datapath_Un
 43
 45
46
47
48
 50
51
52
53
54
55
56
57
58
59
60
                               //clock cycle
                             always
begin
 61
 62
                                                               gin
Sample_clk = 0;
forever #half_cycle Sample_clk = ~Sample_clk;
 64
 66
                             //initialize reset, run sufficent clk cycles to get all desired counts initial
 67
68
                                             begin
// Initialize Inputs
 69
70
```

```
ate: July 06, 2024
                                                                                     UART_RCVR_tb.v
                    Serial_in = 3'b000;
read_not_ready_in = 0;
Sample_clk = 0;
rst_b = 0;
    71
72
73
74
75
76
77
80
81
82
83
84
85
88
90
91
92
93
94
95
                    // Apply reset
rst_b = 1;
#10;
rst_b = 0;
#10;
rst_b = 1; //reset high means system active
                     // Test Case 1: Transmit byte (ex: 8'b10101010)
Serial_in = 1; // Start bit
#104160; // Wait for one bit time (assuming 9600 baud rate)
                     Serial_in = 1; // Bit 0
#104160;
                    Serial_in = 0; // Bit 1 #104160;
                     Serial_in = 1; // Bit 2
#104160;
                     Serial_in = 0; // Bit 3
#104160;
 96
97
98
99
100
101
102
103
104
105
106
107
110
111
112
113
114
115
116
117
118
                    Serial_in = 1; // Bit 4
#104160;
                    Serial_in = 0; // Bit 5
#104160;
                     Serial_in = 1; // Bit 6
#104160;
                    Serial_in = 0; // Bit 7
#104160;
                     Serial_in = 1; // Stop bit
#104160;
                     // Wait a few cycles #500000;
```

#1000; \$stop;

end endmodule

119 120 121

RTL Simulation - from book



FIGURE 7-27 Annotated simulation results for UART_receiver.

RTL Simulation - from Quartus

Conclusion

When reset is low, this simulation shows that Receiver takes a serial input and creates a word that can be a parallel output. When the reset goes low the process resets.