

Hoore Machinie output glitches due to difference in propagation deby times o Sequential logic mput oupat togto Next_state combinational Combinational present logic state logic output clock Advantages : SI had a shorter path (loss propagation delay * The output pulse width [1:0] state = one clock gyde. It than So 50 gets updated with the present & S 无 state 0 Disadvantages : * More States * more dolay. glitch

