

```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 10 HW Question 3
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: testbench
7  -----*/
8
9  module FIR_Pipeline_MAC_tb ();
10
11  //define the parameter sets for the design
12  parameter FIR_order      = 4;
13  parameter Sample_size    = 6;           //maximum sample value is 63
14  parameter weight_size    = 5;           //maximum value may be 31
15  parameter word_size_out  = 2 * Sample_size + 2; //maximum possible output 63*31*(4+1)
16  parameter product_size   = Sample_size + weight_size;
17
18  //define the wires and registers for the test bench
19  wire [word_size_out-1:0] FIR_out_pipeline;
20
21  reg      [Sample_size-1:0] Sample_in;
22  reg      clock, reset;
23
24  //define the unit under test UUT
25  FIR_Pipeline_MAC UUT (FIR_out_pipeline, Sample_in, clock, reset);
26
27  //instantiate the clock signal
28  initial
29  begin
30      clock = 0;
31      forever #5 clock = ~clock;
32  end
33
34  //instantiate and toggle the reset signal
35  initial
36  begin
37      reset = 1;
38      #40 reset = 0;
39  end
40
41  //apllly different input Sample and observe the outputs
42  initial
43  begin
44      Sample_in = 0;
45      #100 Sample_in = 1;           //impulse response
46      #10 Sample_in = 0;
47      #100 Sample_in = 10;          //same input over 5 clock cycles
48      #50 Sample_in = 0;
49      #100 Sample_in = 1;
50      #10 Sample_in = 2;
51      #10 Sample_in = 8;
52      #10 Sample_in = 2;
53      #10 Sample_in = 1;
54      #10 Sample_in = 0;
55      #100 Sample_in = 63;
56      #100 Sample_in = 0;
57
58      #100;
59      $stop;
60  end
61  endmodule

```