```
Date: June 15, 2024
        //ee417 lesson 5 Assignment 1, L5A1
        // Name: Ron Kalin, Date: 06-13-24 Group: Kalin/Jammeh
    2
    3
        // Testbench for Design: manchester to PAM4 converter using
        // manchester to NRZ converter then NRZ to PAM4 converter
    5
        //Step1 define test bench name
    6
        module manchester_to_pam4_tb();
   7
   8
        /*original module declaration
   9
        module manchester_to_pam4 (
   10
   11
   12
   13
   14
        reg clk, rst, manchester_in;
reg [3:0] a;
   15
   16
   17
        wire [1:0] PAM_out;
   18
   19
        wire NRZ_out;
   20
   21
   22
   23
   24
   25
        assign NRZ_out= UUT.NRZ_out;
   26
   27
   28
   29
        initial begin
   30
   31
   32
   33
        end
   34
   35
   36
   37
   38
   39
   40
        //start manchester sequence
   41
   42
   43
   44
   45
   46
   47
   48
   49
   50
   51
   52
   53
   54
   55
   56
   57
   58
   59
   60
   61
   62
   63
   64
   65
   66
   67
   68
```

c1k=0;

#5

#10

#10

#10

#10

#10

#10

#10

#10

#10

#10

#10

#10

#10

#10

#10

#10;

end

rst = 1'b1;

#20 rst=1'b0;

forever

#5 clk = \sim clk;

manchester_in=1'b1;

manchester_in=1'b0;

manchester_in=1'b0;

manchester_in=1'b1;

manchester_in=1'b1:

manchester_in=1'b0;

manchester_in=1'b1;

manchester_in=1'b0; manchester_in=1'b1;

manchester_in=1'b0;

manchester_in=1'b0; manchester_in=1'b1; manchester_in=1'b1;

#10 manchester_in=a[3];

```
output[2:0] PAM_out, // 3-bit PAM4 output
    input clk, // Clock for sampling
input rst, // Reset
    input manchester_in); // Manchester-encoded 1bit serial input*/
//Step2 define inputs as registers, outputs as wires
//internal probe wires: observe change in state..Questa error if not correct no. of
//Step3 define unit under test
manchester_to_pam4 UUT (PAM_out,clk,rst,manchester_in);
//internal probes to track logic and troubleshoot
//Step4 open initial block, define all possible input combinations
// Clock generation (adjust the period as needed)
initial //reset is active high, longer time to count when reset is inactive (low)
 pegin //4 cases with two selects
rst = 1'b1; //reset on
a=4'b0000;
  # 10 rst = 1'b0; //reset off
  repeat (2) begin // repeat x times
                            //PAM 4=2
      manchester_in=1'b0; //PAM 4=3
      manchester_in=1'b1; //PAM 4=0
      manchester_in=1'b0; //PAM 4=1
  repeat (15) begin //cycle thru every possible combination of four series inputs
                                         Page 1 of 2
```

```
#10 manchester_in=a[2];
#10 manchester_in=a[1];
#10 manchester_in=a[0];
69
70
71
72
              a=a+1;
73
           end
74
75
           #100 $stop; //close debug window to view waveform viewer
76
77
78
        //Step5 Display the results
       initial begin //monitor counter value
    $display("______output_PAM_out =
    $monitor("clk_in = %b: rst_in = %b: output_PAM_out = %d",
    clk, rst, PAM_out);
79
80
                                                                              _output_PAM_out = -PAM4-);
81
82
83
84
       endmodule
```

Date: June 15, 2024