



```
1  /*-----*
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 5 Q2 Part1
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: the portion takes in PAM4_in with 2 bits input and 4 different
7  levels and converts it to NRZ
8  -----*/
9
10 module PAM4_to_NRZ (
11     NRZ_out,
12     PAM4_in,
13     clk,
14     reset
15 );
16 //assign the inputs and putputs as registers and wires
17 input wire clk, reset;          //clk and reset signal
18 input wire [1:0] PAM4_in;      //2 bits PAM4_in input signal
19 output reg NRZ_out;
20
21 //4 different PAM4_in levels
22 reg [1:0] PAM4_in_level;
23
24 //different PAM4_in states
25 parameter S0 = 2'b00;
26 parameter S1 = 2'b01;
27 parameter S2 = 2'b10;
28 parameter S3 = 2'b11;
29
30 //sequential logic updating the state
31 always @ (posedge clk or posedge reset)    //asynchronous reset
32     if (reset) PAM4_in_level <= S0;
33     else      PAM4_in_level <= PAM4_in;
34
35 // Next state logic and output logic
36 always @(*) begin
37     case (PAM4_in_level)
38         S0: NRZ_out = 1'b0;
39         S1: NRZ_out = 1'b1;
40         S2: NRZ_out = 1'b0;
41         S3: NRZ_out = 1'b1;
42     endcase
43 end
44
45 endmodule
```



```
1  /*-----*
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 5 Q2 Part1
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: test bench for part1
7  -----*/
8
9  module PAM4_to_NRZ_TB ();
10
11  //define the registers and wires
12  reg clk, reset;
13  reg [1:0] PAM4_in;
14  wire NRZ_out;
15
16  //define the unit under test UUT
17  PAM4_to_NRZ UUT (
18      .NRZ_out(NRZ_out),
19      .PAM4_in(PAM4_in),
20      .clk(clk),
21      .reset(reset)
22  );
23
24  //instantiate the clk signal
25  initial
26  begin
27      clk = 1'b0;
28      forever #5 clk = ~clk;    //10ns clk period
29  end
30
31  //instantiate the reset signal
32  initial
33  begin
34      reset = 1'b0;    //toggle the reset signal on
35      PAM4_in = 2'b00;
36      #100 reset = 1'b1;    //toggle the reset signal off
37  end
38
39  //instantiate all the possible states for PAM4_in with time intervals
40  initial
41  begin
42      PAM4_in = 2'b00; #15;
43      PAM4_in = 2'b01; #15;
44      PAM4_in = 2'b10; #15;
45      PAM4_in = 2'b11; #15;
46
47      $stop;
48  end
49
50  //display the results
51  initial begin
52      $display("PAM4_in-----Binary/NRZ_out");
53      $monitor("%b          %b ", PAM4_in, NRZ_out);
54  end
55  endmodule
56
```



Output Table

```
# PAM4_in-----Binary/NRZ_out
# 00                x
# 00                0
# 01                1
# 10                1
# 10                0
# 11                1
```

PAM4 to NRZ Summary

- This portion of the design takes in PAM4 data and converts it to NRZ data.
- The PAM4 has four levels of input S0, S1, S2, and S3 corresponding to [00,01,10,11]