

```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  Lesson 08 HW Question 2
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: DataPath_Unit for Reciever (Rx) will receive input command from the
   Control_unit.
7  The DataPath wiil check for input command from the control_Unit and it will do the following
8  load: the databus to the data_reg
9  shift: the data received in the shift_reg
10 -----*/
11
12 module Datapath_Unit_Rx #(parameter word_size = 8,
13     parameter half_word = word_size/2,
14     parameter Num_counter_bits = 4
15 )
16     //output of the DataPath Unit
17     (output reg [word_size-1:0] Rx_datareg,
18     output Ser_in_0,
19     output SC_eq_3,
20     output SC_lt_7,
21     output BC_eq_8,
22     //define the inputs of the DataPath Unit
23     input Serial_in,
24     input clr_Sample_counter,
25     input inc_Sample_counter,
26     input clr_Bit_counter,
27     input inc_Bit_counter,
28     input shift,
29     input load,
30     input sample_clk,
31     input rst_b
32 );
33
34 //create a temp register to store the shift_register, Sample_counter, and Bit_counter
35 reg [word_size-1:0] Rx_shftreg;
36 reg [Num_counter_bits-1:0] Sample_counter;
37 reg [Num_counter_bits:0] Bit_counter;
38
39 //assign an internal output to the inputs of the DataPath (define the the internal Probes)
40 assign Ser_in_0 = (Serial_in == 1'b0);
41 assign BC_eq_8 = (Bit_counter == word_size);
42 assign SC_lt_7 = (Sample_counter < word_size-1);
43 assign SC_eq_3 = (Sample_counter == half_word-1);
44
45 //initial condition of the DataPath
46 always @(posedge sample_clk)
47     if (rst_b == 1'b0) //synchronous rst_b
48         begin
49             Sample_counter <= 0;
50             Bit_counter <= 0;
51             Rx_datareg <= 0;
52             Rx_shftreg <= 0;
53         end //when rst_b is low (0) alway internal registers will be 0
54     else
55         // if rst_b is high check the following if condtions and start moving data through the
56         // Datapath
57         begin
58             if (clr_Sample_counter == 1)
59                 Sample_counter <= 0; //sample_counter register is cleared after
60                 clr_sample_counter bit goes high (1)
61             else if (inc_Sample_counter == 1)
62                 Sample_counter <= Sample_counter + 1; //increment Sample_counter once
63                 inc_sample_counter bit goes high (1) and clr_sample_counter bit is low
64             if (shift == 1)
65                 Rx_shftreg <= {Serial_in, Rx_shftreg[word_size-1:1]}; //concat the Serial_in
66                 with content of shft_reg[7:1] (shift right or toward LSB)

```

```
65
66         if (load ==1)
67             Rx_datareg <= Rx_shftreg; //load the entire content of shft_reg into datareg
        without any change (parallel load)
68     end
69 endmodule
70
71
72
73
```