

```

1  /*-----
2  Name Lamin Jammeh
3  Class: EE417 Summer 2024
4  FINAL PROJECT: FIR MAC module
5  Group: Ron Kalin/ Lamin Jammeh
6  Project Description: testbench for the FIR_MAC with Pipelining
7  -----*/
8
9  module Pipeline_FIR_MAC_tb;
10
11  // Define the parameter sets for the design
12  parameter FIR_order      = 4;
13  parameter Sample_size    = 6; // maximum sample value is 63
14  parameter weight_size    = 5; // maximum value may be 31
15  parameter word_size_out  = 2 * Sample_size + 2; // maximum possible output 63*31*(4+1)
16
17  // Define the wires and registers for the test bench
18  wire [word_size_out-1:0] FIR_out;
19  reg [Sample_size-1:0] Sample_in;
20  reg clock, reset;
21
22  // Define the unit under test UUT
23  Pipeline_FIR_MAC UUT (FIR_out, Sample_in, clock, reset);
24
25  // Define Probes to observe the Pipeline register PR0
26  wire [word_size_out-1:0] PR00; assign PR00 = UUT.datapath.PR0[0];
27  wire [word_size_out-1:0] PR01; assign PR01 = UUT.datapath.PR0[1];
28  wire [word_size_out-1:0] PR02; assign PR02 = UUT.datapath.PR0[2];
29  wire [word_size_out-1:0] PR03; assign PR03 = UUT.datapath.PR0[3];
30  wire [word_size_out-1:0] PR04; assign PR04 = UUT.datapath.PR0[4];
31
32  // Define Probes to observe the Pipeline register PR1
33  wire [word_size_out-1:0] PR11; assign PR11 = UUT.datapath.PR1[1];
34  wire [word_size_out-1:0] PR12; assign PR12 = UUT.datapath.PR1[2];
35  wire [word_size_out-1:0] PR13; assign PR13 = UUT.datapath.PR1[3];
36  wire [word_size_out-1:0] PR14; assign PR14 = UUT.datapath.PR1[4];
37
38  // Define Probes to observe the Pipeline register PR2
39  wire [word_size_out-1:0] PR22; assign PR22 = UUT.datapath.PR2[2];
40  wire [word_size_out-1:0] PR23; assign PR23 = UUT.datapath.PR2[3];
41  wire [word_size_out-1:0] PR24; assign PR24 = UUT.datapath.PR2[4];
42
43  // Define Probes to observe the Pipeline register PR3
44  wire [word_size_out-1:0] PR33; assign PR33 = UUT.datapath.PR3[3];
45  wire [word_size_out-1:0] PR34; assign PR34 = UUT.datapath.PR3[4];
46
47  // Instantiate the clock signal
48  initial
49  begin
50      clock = 0;
51      forever #5 clock = ~clock;
52  end
53
54  // Instantiate and toggle the reset signal
55  initial
56  begin
57      reset = 1;
58      #10 reset = 0;
59  end
60
61  // Integer for file handle
62  integer f;
63  integer i;
64
65  // Apply different input samples and observe the outputs
66  initial
67  begin

```

```
68     f = $fopen("output.txt", "w");
69     $fwrite(f, "\t\tTime\tSample_in\tFIR_out\n");
70
71     // Apply the input samples and log the output
72     for (i = 0; i < 10; i = i + 1)
73     begin
74         case (i)
75             0: Sample_in = 0;
76             1: Sample_in = 1;
77             2: Sample_in = 0;
78             3: Sample_in = 10;
79             4: Sample_in = 0;
80             5: Sample_in = 1;
81             6: Sample_in = 2;
82             7: Sample_in = 8;
83             8: Sample_in = 2;
84             9: Sample_in = 1;
85             10: Sample_in = 0;
86             11: Sample_in = 63;
87             12: Sample_in = 0;
88             default: Sample_in = 0;
89         endcase
90         #10; // wait for the output to settle
91         $fwrite(f, "%d\t\t%d\t\t\t%d\n", $time, Sample_in, FIR_out);
92     end
93
94     $fclose(f);
95     #100 $stop;
96 end
97
98 endmodule
99
```