

The slide features a central image of a Xilinx PicoBlaze chip. Surrounding the chip are several circular icons representing different applications: a server rack, a network switch, a mobile phone, a PDA, a keyboard, and a small electronic device. The background is a light blue with a pattern of white lines and the words "High Performance", "Low Power", "CoolClock", and "DataCache" in a stylized font. The title "Lecture 17" is in blue, and "PicoBlaze Overview" is in a larger blue font.

Lecture 17

PicoBlaze Overview

Required reading

- P. Chu, *FPGA Prototyping by VHDL Examples*


Chapter 14, PicoBlaze Overview

Recommended reading


*PicoBlaze 8-bit Embedded Microcontroller User Guide
for Spartan-3, Virtex-II, and Virtex-II Pro FPGAs*

(search for it using Google or Xilinx website
documentation search)


Block diagram of a Single-Purpose Processor (FSMD – Finite State Machine with Datapath)




Block diagram of a General-Purpose Processor (Microcontroller)




PicoBlaze



PicoBlaze Overview



Register File of PicoBlaze



Definition of Flags

Flags are set or reset after ALU operations

Zero flag - Z

zero condition

Z = 1 **if** **result = 0**
0 **otherwise**

Carry flag - C


overflow, underflow, or various conditions

Example*


C = 1 **if** **result > 2⁸-1** **or**
result < 0
0 **otherwise**

***Applies only to addition or subtraction related instructions,
refer to following slides otherwise**


Interface of PicoBlaze



Development Flow of a System with PicoBlaze



PicoBlaze Programming Model



Syntax and Terminology

Syntax	Example	Definition
sX	s15	Value at register 15
KK	14	Value 14
PORT(KK)	PORT(2)	Input value from port 2
PORT((sX))	PORT((s10))	Input value from port specified by register 10
RAM(KK)	RAM(4)	Value from RAM location 4

Addressing modes

Immediate mode

ADDCY s2, 15

$s2 + 15 + C \rightarrow s2$

SUB s7, 7

$s7 - 7 \rightarrow s7$

Direct mode

INPUT s10, 28

$\text{PORT}(28) \rightarrow s10$

ADD s10, s15

$s10 + s15 \rightarrow s10$

Indirect mode

INPUT s9, s2

$\text{PORT}((s2)) \rightarrow s9$

STORE s3, s10

$s3 \rightarrow \text{RAM}((s10))$

PicoBlaze ALU Instruction Set Summary (1)

Instruction	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADD sX, kk	0	1	1	0	0	0	x	x	x	x	k	k	k	k	k	k	k	k
ADD sX, sY	0	1	1	0	0	1	x	x	x	x	y	y	y	y	0	0	0	0
ADDCY sX, kk	0	1	1	0	1	0	x	x	x	x	k	k	k	k	k	k	k	k
ADDCY sX, sY	0	1	1	0	1	1	x	x	x	x	y	y	y	y	0	0	0	0
AND sX, kk	0	0	1	0	1	0	x	x	x	x	k	k	k	k	k	k	k	k
AND sX, sY	0	0	1	0	1	1	x	x	x	x	y	y	y	y	0	0	0	0
CALL	1	1	0	0	0	0	0	0	a	a	a	a	a	a	a	a	a	a
CALL C	1	1	0	0	0	1	1	0	a	a	a	a	a	a	a	a	a	a
CALL NC	1	1	0	0	0	1	1	1	a	a	a	a	a	a	a	a	a	a
CALL NZ	1	1	0	0	0	1	0	1	a	a	a	a	a	a	a	a	a	a
CALL Z	1	1	0	0	0	1	0	0	a	a	a	a	a	a	a	a	a	a
COMPARE sX, kk	0	1	0	1	0	0	x	x	x	x	k	k	k	k	k	k	k	k
COMPARE sX, sY	0	1	0	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
DISABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ENABLE INTERRUPT	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	1
FETCH sX, ss	0	0	0	1	1	0	x	x	x	x	0	0	s	s	s	s	s	s
FETCH sX, (sY)	0	0	0	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0
INPUT sX, (sY)	0	0	0	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
INPUT sX, pp	0	0	0	1	0	0	x	x	x	x	p	p	p	p	p	p	p	p

PicoBlaze ALU Instruction Set Summary (2)

[illegible]

PicoBlaze ALU Instruction Set Summary (3)

RL sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	0	1	0
RR sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	1	0	0
SL0 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	1	1	0
SL1 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	1	1	1
SLA sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	0	0	0
SLX sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	0	1	0	0
SR0 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	1	1	0
SR1 sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	1	1	1
SRA sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	0	0	0
SRX sX	1	0	0	0	0	0	x	x	x	x	0	0	0	0	1	0	1	0
STORE sX, ss	1	0	1	1	1	0	x	x	x	x	0	0	s	s	s	s	s	s
STORE sX,(sY)	1	0	1	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0
SUB sX,kk	0	1	1	1	0	0	x	x	x	x	k	k	k	k	k	k	k	k
SUB sX,sY	0	1	1	1	0	1	x	x	x	x	y	y	y	y	0	0	0	0
SUBCY sX,kk	0	1	1	1	1	0	x	x	x	x	k	k	k	k	k	k	k	k
SUBCY sX,sY	0	1	1	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0
TEST sX,kk	0	1	0	0	1	0	x	x	x	x	k	k	k	k	k	k	k	k
TEST sX,sY	0	1	0	0	1	1	x	x	x	x	y	y	y	y	0	0	0	0
XOR sX,kk	0	0	1	1	1	0	x	x	x	x	k	k	k	k	k	k	k	k
XOR sX,sY	0	0	1	1	1	1	x	x	x	x	y	y	y	y	0	0	0	0

Logic instructions

1. AND

AND sX, sY

$sX \text{ and } sY \Rightarrow sX$

AND sX, KK

$sX \text{ and } KK \Rightarrow sX$

IMM, DIR

C Z

0 \updownarrow

2. OR

OR sX, sY

$sX \text{ or } sY \Rightarrow sX$

OR sX, KK

$sX \text{ or } KK \Rightarrow sX$

IMM, DIR

0 \updownarrow

3. XOR

XOR sX, sY

$sX \text{ xor } sY \Rightarrow sX$

XOR sX, KK

$sX \text{ xor } KK \Rightarrow sX$

IMM, DIR

0 \updownarrow

Arithmetic Instructions (1)

		C Z
Addition	IMM, DIR	↑↑
ADD sX, sY		
$sX + sY \Rightarrow sX$		
ADD sX, KK		
$sX + KK \Rightarrow sX$		
ADDCY sX, sY		
$sX + sY + \text{CARRY} \Rightarrow sX$		
ADDCY sX, KK		
$sX + KK + \text{CARRY} \Rightarrow sX$		

Arithmetic Instructions (2)

Subtraction

SUB sX, sY

$$sX - sY \Rightarrow sX$$

SUB sX, KK

$$sX - KK \Rightarrow sX$$

SUBCY sX, sY


$$sX - sY - CARRY \Rightarrow sX$$

SUBCY sX, KK

$$sX - KK - CARRY \Rightarrow sX$$

IMM, DIR

C Z



Test and Compare Instructions

TEST

TEST sX, sY


sX and sY => none

TEST sX, KK

sX and KK => none

IMM, DIR

C Z



**C = parity of
the result**

COMPARE

COMPARE sX, sY

sX - sY => none

COMPARE sX, KK

sX - KK => none

IMM, DIR




Table 3-3: COMPARE Instruction Flag Operations

Flag	When Flag=0	When Flag=1
ZERO	Operand_1 \neq Operand_2	Operand_1 = Operand_2
CARRY	Operand_1 \geq Operand_2	Operand_1 < Operand_2

Data Movement Instructions (1)

LOAD

LOAD sX, sY

sY => sX

LOAD sX, KK

KK => sX

IMM, DIR

C Z

- -

Data Movement Instructions (2)

C Z

STORE

DIR, IND

- -

STORE sX, KK

sX => RAM(KK)

STORE sX, (sY)

sX => RAM((sY))

FETCH

DIR, IND

- -

FETCH sX, KK

RAM(KK) => sX

FETCH sX, (sY)

RAM((sY)) => sX

Data Movement Instructions (3)

		C Z
INPUT	DIR, IND	- -
INPUT sX, KK		
sX <= PORT(KK)		
INPUT sX, (sY)		
sX <= PORT((sY))		
OUTPUT	DIR, IND	- -
OUTPUT sX, KK		
PORT(KK) <= sX		
OUTPUT sX, (sY)		
PORT((sY)) <= sX		

Edit instructions - Shifts





Table 3-4: PicoBlaze Shift Instructions

	Shift Left ←		Shift Right →
SL0	Shift Left with '0' fill. CARRY Register <i>sx</i> [] ← [7 6 5 4 3 2 1 0] ← '0'	SR0	Shift Right with '0' fill. Register <i>sx</i> CARRY '0' → [7 6 5 4 3 2 1 0] → []
SL1	Shift Left with '1' fill. CARRY Register <i>sx</i> [] ← [7 6 5 4 3 2 1 0] ← '1'	SR1	Shift Right with '1' fill. Register <i>sx</i> CARRY '1' → [7 6 5 4 3 2 1 0] → []
SLX	Shift Left, eXtend bit 0. CARRY Register <i>sx</i> [] ← [7 6 5 4 3 2 1 0] ← []	SRX	Shift Right, sign eXtend. [] Register <i>sx</i> CARRY [] → [7 6 5 4 3 2 1 0] → []
SLA	Shift Left through All bits, including CARRY. CARRY Register <i>sx</i> ← [] ← [7 6 5 4 3 2 1 0] ← []	SRA	Shift Right through All bits, including CARRY. [] Register <i>sx</i> CARRY [] → [7 6 5 4 3 2 1 0] → [] → []

*All shift instructions affect Zero and Carry flags

Edit instructions - Rotations

Table 3-5: PicoBlaze Rotate Instructions

	Rotate Left		Rotate Right
			
RL		RR	

*All rotate instructions affect Zero and Carry flags

Program Flow Control Instructions (1)

JUMP AAA

PC \leq AAA

JUMP C, AAA

if C=1 then PC \leq AAA else PC \leq PC + 1

JUMP NC, AAA

if C=0 then PC \leq AAA else PC \leq PC + 1

JUMP Z, AAA

if Z=1 then PC \leq AAA else PC \leq PC + 1

JUMP NZ, AAA

if Z=0 then PC \leq AAA else PC \leq PC + 1

Program Flow Control Instructions (2)

CALL AAA

$\text{TOS} \leq \text{TOS} + 1; \text{STACK}[\text{TOS}] \leq \text{PC}; \text{PC} \leq \text{AAA}$

CALL C | Z, AAA

if $\text{C} | \text{Z} = 1$ then

$\text{TOS} \leq \text{TOS} + 1; \text{STACK}[\text{TOS}] \leq \text{PC}; \text{PC} \leq \text{AAA}$

else

$\text{PC} \leq \text{PC} + 1$

CALL NC | NZ, AAA

if $\text{C} | \text{Z} = 0$ then

$\text{TOS} \leq \text{TOS} + 1; \text{STACK}[\text{TOS}] \leq \text{PC}; \text{PC} \leq \text{AAA}$

else

$\text{PC} \leq \text{PC} + 1$

Program Flow Control Instructions (3)

RETURN

$PC \leq \text{STACK}[\text{TOS}] + 1; \text{TOS} \leq \text{TOS} - 1$

RETURN C | Z

if $C | Z = 1$ then

$PC \leq \text{STACK}[\text{TOS}] + 1; \text{TOS} \leq \text{TOS} - 1$

else

$PC \leq PC + 1$

RETURN NC | NZ

if $C | Z = 0$ then

$PC \leq \text{STACK}[\text{TOS}] + 1; \text{TOS} \leq \text{TOS} - 1$

else

$PC \leq PC + 1$

Interrupt Related Instructions

RETURNI ENABLE

$PC \leq \text{STACK}[\text{TOS}] ; \text{TOS} \leq \text{TOS} - 1 ;$

$I \leq 1 ; C \leq \text{PRESERVED } C ; Z \leq \text{PRESERVED } Z$

RETURNI DISABLE

$PC \leq \text{STACK}[\text{TOS}] ; \text{TOS} \leq \text{TOS} - 1 ;$

$I \leq 0 ; C \leq \text{PRESERVED } C ; Z \leq \text{PRESERVED } Z$

ENABLE INTERRUPT

$I \leq 1 ;$

DISABLE INTERRUPT

$I \leq 0 ;$