```
// ee417 lesson 7 Assignment 1 L7A1
     // Name: Ron Kalin, Date: 06-25-24 Group: Kalin/Jammeh
 3
     // Design: Sequential_multiplier
 4
     // top level module raises a ready flag when ready to load new input words
 5
     // user should activate a start input to indicate a new multiplication operation starts
 6
     module Sequential_multiplier (product, final_product,
7
                                     Ready, start,
8
                                     word1, word2,
9
                                     clk, rst);
10
                                 L_WORD =4; //Datapathsize
     parameter
11
                [2*L_WORD-1: 0] product, final_product;
     output
12
     output
                                 Ready;
13
     input
                [L_WORD -1: 0]
                                word1, word2;
14
     input
                                 start, clk, rst;
15
16
     reg [L_WORD-1:0] mcand, mult;
17
18
     wire multiplier_LSB, Load_words, shift, Add, latch, zero_flag;
19
     wire [L_WORD-2:0] state;
20
21
                    (product, final_product,
     Datapath M1
                     Ready, multiplier_LSB, zero_flag,
22
23
                     word1, word2,
24
                     Load_words, shift, Add, latch,
25
                     clk, rst);
26
27
     controller M2 (Load_words, shift, Add, latch, state,
28
                     Ready, multiplier_LSB, start, zero_flag,
29
                     clk, rst);
30
31
     endmodule
32
33
     //Datapath
34
     module Datapath (product, final_product,
                       Ready, multiplier_LSB, zero_flag,
word1, word2,
35
36
                       Load_words, shift, Add, latch,
37
38
                       clk, rst);
39
40
     parameter L_WORD= 4; //declare parameter values
41
42
     //declare outputs and input
43
     output reg [2*L_WORD-1:0] product, final_product;
44
     output reg
                                 Ready;
45
     output
                                 multiplier_LSB, zero_flag;
46
     input
                 [L_WORD-1:0]
                                 word1, word2;
47
                                 Load_words, shift, Add, latch;
     input
48
     input
                                 clk, rst;
49
     //declare internal wires
50
            [2*L_WORD-1: 0]
                                 multiplicand;
              L_WORD-1: 0]
51
                                 multiplier;
52
     //assign values
53
     assign multiplier_LSB = multiplier[0];
                                                 //least significant bit of multiplier
54
                          = (multiplier == 0);//if multiplier=all zeros, zero_flag=1
     assign zero_flag
55
56
     //create always block
57
     always @ (posedge clk)
58
      begin
59
            if (rst)
                             begin multiplier
                                                   <= 0;//if reset =1 then zero
                                                   <= 0;
60
                                    multiplicand
61
                                    product
                                                   \neq 0;
62
                                    final_product <= 0;</pre>
                                                   <= 1; end//ready high= accept input words
63
                                    Ready
64
       else if (Load_words) begin multiplicand
                                                   <= word1;//Load_words=1
                                                   <= word2;//then m..cand gets value of word1
65
                                    multiplier
                                                            //mult gets value word2
66
                                    product
                                                   <= 0;
                                                            //prod and final_prod=0
67
                                    final_product <= 0;</pre>
                                                   <= 0; end//ready low means calculate
68
                                    Ready
69
       else if (shift)
                             begin multiplier
                                                   <= multiplier >> 1; //shift right 1
70
                                    multiplicand <= multiplicand << 1; //shift left 1</pre>
```

Date: June 28, 2024

```
71
                                       Ready
                                                      <= 0; end
 72
        else if (Add)
                                                      <= product + multiplicand;
                                begin product
 73
                                       Ready
                                                      <= 0; end
 74
        else if (latch)
                                begin final_product <= product; //adding done</pre>
 75
                                                      <= 1; end
                                                                   //ready for new input
 76
                                begin end
        else
 77
       end
 78
 79
      endmodule
 80
 81
      //controller
 82
      module controller (Load_words, shift, Add, latch, state,
 83
                    Ready, multiplier_LSB, start, zero_flag,
 84
                    clk, rst);
 85
                               //declare parameter values
      //parameter L_WORD= 4;
 86
 87
      //declare outputs/inputs, control unit only handles single bit inputs and outputs
 88
      output reg Load_words, shift, Add, latch;
 89
      output reg [2:0] state;
 90
      input
                  Ready, multiplier_LSB, start, zero_flag;
 91
      input
                  clk, rst;
 92
 93
                  next_state; //3 bits for up to 8 states
      reg [2:0]
 94
      //build code from FSM diagram
 95
 96
      //declare states from FSM
      parameter idle = 3'b000;
parameter loading = 3'b001;
parameter loaded = 3'b010;
 97
 98
 99
100
      parameter add
                          = 3'b011:
      parameter shft
101
                          = 3'b100:
102
      parameter buff
                          = 3'b101:
103
      parameter 1tch
                          = 3'b110;
104
105
      always @ (posedge clk)
106
      if (rst) state <= idle;</pre>
107
          else state <= next_state;</pre>
108
109
      always @ *
110
        //assign probe <= state;</pre>
111
        case (state)
112
           idle: begin
                    Load\_words = 1'b0;
113
                                = 1'b0;
114
                    latch
                                = 1'b0;
115
                    Add
                               = 1'b0
116
                    shift
117
                    if (Ready && start) next_state = loading;
118
                                          next_state = idle;
                                  else
                                                                  end
119
           loading: begin
120
                    Load\_words = 1'b1;
                               = 1'b0;
121
                    latch
                                = 1'b0:
122
                   Add
                                = 1'b0
123
                    shift
124
                    next_state = loaded;
                                             end
           loaded: begin //2nd load stage is needed because input data changes
125
126
                    Load_words = \frac{1'b0}{1}; //1 cycle is needed to look at the change
                                = 1'b0;
127
                    latch
128
                                = 1'b0;
                   Add
                               = 1'b0;
129
                    shift
130
                    if (multiplier_LSB) next_state = add;
                                  else
131
                                          next_state = shft;
                                                                  end
132
           add: begin
                    Load_words = 1'b0;
133
                                = 1'b0;
134
                    latch
                                = 1'b1:
135
                   Add
                                            //output changes
                               = 1'b0:
136
                   shift
137
                   next_state = shft;
                                             end //shift always follows after an add
           shft: begin
138
139
                    Load\_words = 1'b0;
140
                    latch
                                = 1'b0;
```

```
= 1'b0;
                  Add
                             = 1'b1
                  shift
                  next_state = buff;
                                          end
          buff: begin //buffer state needed after shift because input data changes
                  Load_words = 1'b0; //1 cycle is needed to take a look at the change
                  latch
                             = 1'b0;
                             = 1'b0;
                  Add
                             = 1'b0;
                  shift
                  if (multiplier_LSB) next_state = add;
                  else if (zero_flag) next_state = ltch;
                                else
                                       next_state = shft;
      end
          1tch: begin
                  Load_words = 1'b0;
                             = 1'b0;
                  Add
                  shift
                             = 1'b0;
                             = 1'b1;
                  latch
                  next_state = loading;
                                            end //cycle back to loading stage
      //below is initial pseudocode
      //if rst=1 then load_words=0, shift=add=latch=0
      //if rst=0 and start=1 and ready=1 then load_words=1, shift=0, add=0, latch=0
      //if rst=0 and start=1 and ready=0 then
        //if multiplier_LSB=0 then load_words=0, shift=1, add=0, latch=0
        //else if multiplier_LSB=1 then load_words=0, shift=0, add=1, latch=0
        //else if zero_flag=1
                                   then load_words=0, shift=0, Add=0, latch=1, ready=1 ...done
        endcase
169
      endmodule
170
171
```