## **Lesson 2: Structural Design**

## **Assignment 1:**

Design a Two-8bit-input adder using primitive full adders and structural hierarchical design.

(a) Design a primitive Adder\_sum with 3 inputs for a, b, and c\_in that finds the LSB of the sum of the three inputs.

(b) Design a primitive Adder\_carry with 3 inputs for a, b, and c\_in that finds the MSB or carry\_out of the sum of the three inputs.

```
primitive Adder_carry (output carry, input a,b,c_in);
   table
// a b c_in : carry;
   0 0 0 : 0;
                             // 1
// 1
// 2
// 1
// 2
// 3
   0 0 1
               : 0;
  0 1 0 : 0;
0 1 1 : 1;
1 0 0 : 0;
   1 0 1
               : 1;
   1 1 0
               : 1;
   1 1
        1
                : 1;
   endtable.
endprimitive
```

- (c) Design a full adder top module that instantiates the two primitives created in parts (a) and
- (b) as shown in the given netlist viewer.

```
module full_adder (output sum, carry, input a, b, c_in);

Adder_sum UDP1 (sum, a, b, c_in);

Adder_carry UDP2 (carry, a, b, c_in);

endmodule
```

(d) Create a higher level two-4bit\_input adder by instantiating the single-bit full adder 4 times as follows as indicated in the book and the PowerPoint document.

(e) Design a top module Two-8bit-input (sum\_out, a\_in, b\_in) that adds two 8-bit inputs. Make sure, that the size of the output sum can accommodate the maximum numbers that can be reached by the inputs a\_in and b\_in without any overflow.

```
module Eight_bit_adder (sum_9, a_8, b_8);
    output [8:0] sum_9;
    input [7:0] a_8;
    input [7:0] b_8;

    wire c_LSB;
    four_bit_adder M0 (sum_9[3:0], c_LSB, a_8[3:0], b_8[3:0], 1'b0);
    four_bit_adder M1 (sum_9[7:4], sum_9[8], a_8[7:4], b_8[7:4], c_LSB);
endmodule
```


(f) Create a testbench that tests the functionality of the single building blocks of the design as well as the interconnections.

```
module Eight_bit_adder_tb ();
   wire [8:0] sum_9;
   reg [7:0] a_8;
reg [7:0] b_8;
   Eight_bit_adder UUT (sum_9, a_8, b_8);
   initial
   begin
         a_8 = 8'b0000_0111;
                                    b_8 = 8'b0000_0111:
         a_8 = 8'b1111_1111;
                                    b_8 = 8'b1111_11111;
   #10
         a_8 = 8'b0111_0111;
                                    b_8 = 8'b0111_0111;
   #10
         a_8 = 8'b1000_0000;
                                    b_8 = 8'b1000_0000;
   #10
   repeat (2) begin
                                    b_8 = b_8 - 7; end
   #10
         a_8 = a_8 + 10;
   repeat (2) begin
   #10
         a_8 = a_8 + 3;
                                    b_8 = b_8 + 2; end
   end
   endmodule
```

# **Simulation Results:**

(output sum)						
14	510	238	256	259	262	267
(input a_8)						
7	255	119	128	138	148	151
(input b_8)						
7	255	119	128	121	114	116

The sum is verified and correct for each pair of input values tested.



## **Assignment 2:**

Design a module using the structural design of simple logic gates that takes as an input a 4bit word and has two single-bit outputs divBy3 and divBy5:

divBy3 is raised to a logic high if the 4-bit input is divisible by 3 including 0. divBy5 is raised to a logic high if the 4-bit input is divisible by 5 including 0.

```
primitive By3 (flag_divBy3, a3, a2, a1, a0);
 output
                                  flag_divBy3;
                                  a3, a2, a1, a0;
 input
          table
 // a3 a2 a1 a0 : flag_divBy3;
                  0 0 0 0 : 1;

0 0 1 0 : 0;

0 1 0 : 0;

0 1 1 : 1;

1 0 0 : 0;

1 1 1 : 0;

1 1 1 : 0;

0 0 0 : 0;

0 0 1 : 1;

1 1 1 : 0;

0 0 0 : 0;

0 1 1 : 0;

1 0 1 : 0;

1 1 0 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;
          0
                        0
                                     0
                                                  0
                                                                   : 1;
          0
          0
          0
          0
          0
          0
                                                                                                        // 7
// 8
// 9
// 10
// 11
          0
          1
          1
          1
          1
                                                                                                          // 12
          1
          1
                                                                                                          // 13
          1
                                                                                                           // 14
                                                               : 1;
                                                                                                            // 15
          1
                       1
                                     1
                                             1
           endtable
 endprimitive
          primitive By5 (flag_divBy5, b3, b2, b1,
                                                                                                                                                          b0);
          output
                                       flag_divBy5;
          input
                                       b3, b2, b1, b0;
         table
// b3 b2 b1 b0 : flag_divBy5;
                    0 0 0 1 1; // 0
0 0 1 0; // 1
0 1 0 0; // 2
0 1 1 0; // 3
1 0 0 0; // 4
1 0 1 1; // 5
               0 0 0 0 : 1;

0 0 1 : 0;

0 1 0 : 0;

0 1 1 : 0;

1 0 0 : 0;

1 0 1 : 1;

1 1 0 : 0;

1 1 1 : 0;

0 0 0 : 0;

0 0 1 : 0;

0 0 1 : 0;

0 1 1 : 0;

1 0 1 : 0;

1 0 1 : 0;

1 0 1 : 0;

1 0 1 : 0;

1 0 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;

1 1 1 : 0;
         0
         0
         0
         0
         0
         0
         0
                                                                                                       // 7
// 8
         0
         1
                                                                                                      // 9
// 10
// 11
// 12
         1
         1
         1
         1
                                                                                                      // 13
         1
         1
                                                                                                       // 14
                                                                                                      // 15
         1
                      1
                                   1 1 : 1;
          endtable
```

endprimitive

- Use Karnaugh map to derive the switching function for the two output bits. Use simple logic gates and internal wires to build the structural design for the module.

b3b2	00	01	11	10
b1b0				
00	1	0	1	0
01	0	0	0	1
11	1	0	1	0
10	0	1	0	0


```
module DIVBY3 (divBy3, a3, a2, a1, a0);
output divBy3;
input a3, a2, a1, a0;
wire out_0, out_3, out_6, out_9, out_12, out_15;
assign out_0 = ~a3 & ~a2 & ~a1 & ~a0;
assign out_3 = ~a3 & ~a2 & a1 & a0;
assign out_6 = ~a3 & a2 & a1 & ~a0;
assign out_9 = a3 & ~a2 & ~a1 & a0;
assign out_12 = a3 & a2 & ~a1 & ~a0;
assign out_15 = a3 & a2 & ~a1 & ~a0;
assign out_15 = a3 & a2 & a1 & a0;
```

#### b3b2 b1b0

endmodule

```
module DIVBY5 (output divBy5, input a3, a2, a1, a0);
wire out_0, out_5, out_10, out_15;
assign out_0 = ~a3 & ~a2 & ~a1 & ~a0;
assign out_5 = ~a3 & a2 & ~a1 & a0;
assign out_10 = a3 & ~a2 & a1 & ~a0;
assign out_15 = a3 & a2 & a1 & a0;
assign divBy5 = out_0 | out_5 | out_10 | out_15;
endmodule
```

```
module Divisible_tb ();
                 table_divBy3, table_divBy5;
wire
                 Kmap_divBy3, Kmap_divBy5; word_in;
wire
       [3:0]
reg
                 (table_divBy3, table_divBy5, Kmap_divBy3, Kmap_divBy5, word_in);
Divisible UUT
initial
begin
      word_in = 0;
forever
 #10 word_in = word_in + 1;
 end
 initial
 #160 $stop;
 endmodule
```



The output of the primitives and the modules with simple logic gates are consistent with the correct math.