```
Lamin Jammeh
 3
     CLass: CE6325 Fall_2024
     Project: 1 Scaled up
 5
     Project Description: this is a Finite Impulse Response (FIR) filter design using Verilog HDL
6
     The design follows the concepts below
7
     **The filter order is selected and parameterized so the design can be scaled in the fututre
8
     **The filter cooefficents are pre-determined
9
     **Data_in samples will be provided in the testbench to determine the filter behavior
     **The Data_in sample is Multiplied and accumalated through the diffrent filter stages/taps
10
     **The Data_out word_size = word_in + coeff_size + [log2[N]] where N= # of taps in the filte
11
12
13
14
    module FIR_Filter_Project1
15
         \#(parameter order = 15,
                                    // Filter order [N=15] coeff size =8 [Max_coeff_size = 2^8 -1
16
           parameter word_size_in = 8, // Size of data_in [Max_Data_in = 2^8 - 1 = 255]
17
           parameter word_size_out = 20) // Output word size = log_2 (N * Max_Data_in *
    Max\_coeff) = roughly 20
18
19
         // Declare inputs and outputs
20
21
         output reg [word_size_out - 1:0]
                                             Data_out,
22
                    [word_size_in - 1:0]
         input
                                             Data_in,
23
         input
                                             clock, reset
24
         );
25
26
         reg [word_size_in -1:0] Samples[order-1:0];
                                                         // Temporary storage for input samples
27
         reg [word_size_out -1:0] acc;
                                                         // Temporary storage for output data
28
         reg [word_size_out -1:0] PR_mul[order-1:0];
                                                         // Storage for multiplication results
29
         reg [word_size_out -1:0] PR_add[order-1:0];
                                                         // Pipeline registers for add operations
30
         integer k;
31
32
         // Filter Coefficients
33
         parameter b0 = 8'd7;
         parameter b1 = 8'd8;
34
35
         parameter b2 = 8'd9;
36
         parameter b3 = 8'd12;
37
         parameter b4 = 8'd4;
38
39
         parameter b5 = 8'd7;
40
         parameter b6 = 8'd8;
41
         parameter b7 = 8'd9;
42
         parameter b8 = 8'd12;
43
         parameter b9 = 8'd4;
44
45
         parameter b10 = 8'd7;
46
         parameter b11 = 8'd8:
47
         parameter b12 = 8'd9;
48
         parameter b13 = 8'd12;
49
         parameter b14 = 8'd4;
50
51
         always @(posedge clock) begin
52
             if (reset == 1) begin
53
                 // Reset all samples, accumulation, and pipeline registers
54
                 for (k = 0; k < order; k = k + 1) begin
55
                     Samples[k] \leftarrow 0;
                     PR_{mu}[\bar{k}] <= 0;
56
57
                     PR_add[k] \ll 0;
58
                 end
59
                 acc \ll 0;
60
                 Data_out \leftarrow 0;
61
             end else begin
62
                 // Shift samples
                 Samples[0] <= Data_in;
63
                 for (k = 1; k < order; k = k + 1) begin
64
65
                     Samples[k] <= Samples[k - 1];
66
                 end
```

108

```
67
 68
                    // Compute multiplication results (pipeline stage 1)
 69
                     PR_mul[0] \le b0 * Data_in;
 70
                     PR_mul[1] \le b1 * Samples[0];
 71
                     PR_mul[2] <= b2 * Samples[1];</pre>
 72
                     PR_mul[3] \le b3 * Samples[2];
 73
                     PR_mul[4] \le b4 * Samples[3];
 74
                     PR_mul[5] \le b5 * Samples[4];
 75
                     PR_mul[6] <= b6 * Samples[5];
 76
                     PR_mul[7] \le b7 * Samples[6];
 77
                     PR_mul[8] <= b8 * Samples[7];
                     PR_{mul}[9] \le b9 * Samples[8];
 78
 79
 80
                     PR_mul[10] \le b10 * Samples[9];
                     PR_mul[11] \leftarrow b11 * Samples[10];
 81
                    PR_mul[12] <= b12 * Samples[11];
 82
                    PR_mul[13] <= b13 * Samples[12];
 83
                    PR_mul[14] \leftarrow b14 * Samples[13];
 84
 85
 86
                     // Pipeline stage for addition
 87
                    PR_add[0] \leftarrow PR_mul[0] + PR_mul[1];
 88
                     PR_add[1] \leftarrow PR_add[0] + PR_mul[2];
                     PR_add[2] \leftarrow PR_add[1] + PR_mul[3];
 89
 90
                     PR_add[3] \leftarrow PR_add[2] + PR_mul[4];
                     PR_add[4] \leftarrow PR_add[3] + PR_mul[5];
 91
                     PR_add[5] \leftarrow PR_add[4] + PR_mul[6];
 92
                     PR_add[6] <= PR_add[5] + PR_mul[7];</pre>
 93
 94
                     PR_add[7] \leftarrow PR_add[6] + PR_mul[8];
 95
                     PR_add[8] \leftarrow PR_add[7] + PR_mul[9];
 96
 97
                     PR_add[9] \leftarrow PR_add[8] + PR_mul[10];
                     PR_add[10] \leftarrow PR_add[9] + PR_mul[11];
 98
 99
                     PR_add[11] \le PR_add[10] + PR_mul[12];
                     PR_add[12] \leftarrow PR_add[11] + PR_mul[13];
100
                    PR_add[13] \leftarrow PR_add[12] + PR_mul[14];
101
                     // Final result after the last addition
102
                     acc \le PR\_add[13];
103
104
                    Data_out <= acc;
105
                end
106
           end
107
      endmodule
```

```
Name: Lamin Jammeh
3 CLass: CE6325 Fall 2024
   Project: 1,2
    Project Description: Teestbench for Project1
    **creeate a clock signal
    **Initialize all the input signals
7
    **apply some Sample Data in as [6325] in 10 time unit intervals
8
9
    **apply reset to test the reset signal
10
   **apply anothe set of sample Data in as [2024] in 10 time unit intervals
11
    **monitor the signals and end the test
12
    -----*/
13
14
15
   module FIR Filter Project1 tb;
16
17
    parameter order = 15;
18
   parameter word size in = 8;
19
   parameter word size out = 2 * word size in + 4;
20
21
   //declare ports for the design
22
         [word_size_out -1:0] Data_out;
           [word_size_in -1:0]
23
   req
                                Data in;
24
   reg
                                clock, reset;
25
    //declare the unit under test UUT
26
27
   FIR Filter Project1 UUT (.Data out (Data out),
28
                         .Data_in(Data_in),
29
                         .clock(clock),
30
                          .reset(reset)
31
                         );
32
33 // Instantiate the clock signal
34 initial
       begin
35
36
           clock = 0;
37
           forever #5 clock = ~clock;
38
       end
39
   //Instantiate the diiferent test scenarios to validate the design
40
41 //*****Scenario 1 initialize all input signals
42 initial
43
       begin
44
           reset = 1;
45
           Data in =0;
46
47
           #10 reset = 0; //wait for 10 timing units for the inital signals to go through
48
49
    //Scenario 2 apply some Data in samples and observe the outputs use [6 3 2 5] @ 100
    time unit intervals
50
           #150 Data in = 8'd6; //make sure time is long enough for Data in to
           mkae it to the last filter COefficient
51
           #150 Data in = 8'd3;
52
           #150
                 Data in = 8'd2;
53
           #150 Data in = 8'd5;
54
55 //Scenario 3 test the reset signal to validate the behavior
           56
57
58
59
   //Scenario 4 apple more samples to make sure the design works after reset
           #150 Data in = 8'd2;
60
                 Data_in = 8'd0;
61
           #150
62
           #150 Data in = 8'd2;
63
           #150 Data in = 8'd4;
64
65
   //stop the test
66
           #150 $stop;
67
        end
```