

# **Layout & Verification**

PROJECT 6 CE6325 VLSI DESIGN:

LAMIN JAMMEH NET-ID: DAL852207

# **Design Function:**

The purpose of the design is to make an FIR\_MAC filter that takes an input data and filters it through the different filter taps (orders) by multiplying the input data with the filter coefficients and accumulating the results down to the final output ports.

# **Design Specification:**

Filter order: 15


Filter coefficients: [7, 8, 9, 12, 4, 7, 8, 9, 12, 4]

Data\_in size: 8

Data\_out size: 20


PR\_mul and PR\_add: Pipeline registers for multiplication results and addition results respectively

Data flow through the filter




## Cells used in the design

The design comprises a total of twelve cells with one filler cell. These cells were design to build a library each cell passed DRC and LVS check after which a PEX extraction was performed to obtain the netlist files for cell characterization. Each cell was place side by side to have equal height from VDD to GND and from GND to top of NW drw. A LEF file was obtain from the new library to be used with innovus later in the process development.



show they have




Synopsys Primlib was used to perform characterization and modeling for each cell. The operating conditions of all the cells were combined to one liberty files with power pins removed.


Synopsys library compiler was used to create a database file. The db file and the original Verilog code for the design were used to obtain the synthesizable Verilog file using Synopsys design vision

The synthesize Verilog file and the LEF file were used in innovus together with the cell library containing all the designed cells to perform the floor-planning, placement, and routing. The schematic and layout file (DEF file) were export out to be used in cadence virtuoso to finish the final design.

## Filter layout:



DRC results showing zero errors:



## Filter schematic imported from innovus



## LVS report:

