```
1
 2
    Name Lamin Jammeh
    CLass: EE417 Summer 2024
 3
    FINAL PROJECT: Controller
    Group: Ron Kalin/ Lamin Jammeh
 6
    Project Description: The Controller module drives the enable signal. This signal will
    enable the
 7
    computation of the FIR_MAC
                  8
    ----*/
 9
10
    module Pipeline_FIR_Controller (
                                  input clock,
11
12
                                 input reset,
13
                                 output reg enable
14
15
16
    // Control logic for the FIR filter
    always @ (posedge clock or posedge reset)
17
18
    begin
       if (reset)
19
20
         begin
21
           enable \leftarrow 0;
22
          end
23
          else
24
          begin
25
           enable <= 1;
26
          end
27
    end
28
29
    endmodule
30
```