



Finite State Machines

Mealy machine



To detect
a code (01)
 $Z=1$

- S_0 Reset state
none of the bits
of the code were received
- S_1 The first bit of the
code was received (1)
- S_2 The first two bits of the code
were received (10)



```
module Mealy_Sequence_detector (input clk, x;
                                output z);
```

```
reg [1:0] state;
wire [1:0] next_state;
```

```
always @ (posedge clk)
    state <= next_state; // sequential logic
```


// combinational logic :

```
assign next_state [0] = x;
assign next_state [1] = (~x) & state [0];
```

// combinational logic for the output z :

```
assign z = x & state [1];
```

```
endmodule
```



```
module Mealy_case (input clk, x;
                    output reg z);
```

```
reg [1:0] state;
reg [1:0] next_state; // to use it in
```

```
parameter S0 = 2'b00, S1 = 2'b01, // the always block
           S2 = 2'b10;
```

```
always @ (posedge clk)
    state <= next_state;
```

```
always @ (*)
```

```
case (state)
```

```
S0 : begin
      z = 1'b0;
      if x = 1'b1
          next_state = S1;
      else next_state = S0; end
```


```
S1 : begin
      z = 1'b0;
      if x = 1'b1
          next_state = S1;
      else next_state = S2; end
```

```
S2 : if x = 1'b1 begin
      z = 1'b1; next_state = S1;
      else begin z = 1'b0; next_state = S0; end
```


```
default : begin z = 1'b0; next_state = S0; end
```

Moore Machine

101 Sequence detector



- | | | |
|----|----------------|--|
| 00 | S ₀ | None of the sequence bits has been received |
| 01 | S ₁ | The first bit of the sequence '1' has been received |
| 10 | S ₂ | The first 2 bits of the sequence '10' have been received |
| 11 | S ₃ | The full correct sequence (101) has been received |



State Table

Present state	Next_state		Output z
	x = 0	x = 1	
✓ 00 S ₀	S ₀ 00	S ₁ 01	0
✓ 01 S ₁	S ₂ 10	S ₁ 01	0
10 S ₂	S ₀ 00	S ₃ 11	0
✓ 11 S ₃	S ₂ 10	S ₁ 01	1

$$z = \text{state}[0] \ \& \ \text{state}[1] \ ;$$

$$\text{next_state}[0] = x \ ;$$

$$\text{next_state}[1] = \left((\sim x) \& \text{state}[0] \right) \mid \left(x \& \text{state}[1] \& (\sim \text{state}[0]) \right) \ ;$$

State x \	S ₀ 00	S ₁ 01	S ₃ 11	S ₂ 10
0	0	0	0	0
1	1	1	1	1

$$\text{next_state}[0] = x \ ;$$

State x \	S ₀ 00	S ₁ 01	S ₃ 11	S ₂ 10
0	0	1	1	0
1	0	0	0	1

$$\text{next_state}[1] = (\sim x) \& \text{state}[0]$$

$$\mid \left(x \& \text{state}[1] \& (\sim \text{state}[0]) \right)$$

```
module Home_machine ( input clk, x  
                      output z ) ;
```

```
wire [1:0] next_state ;  
reg [1:0] state ;
```

```
always @ (posedge clk)
```

```
    state <= next_state ;
```

```
assign z = next_state [0] & next_state [1] ;
```

```
assign next_state [0] = x ;
```

```
assign next_state [1] = ( ~x & state [0] ) | ( x & state [1] & ( ~state [0] ) ) ;
```

```
endmodule
```


Example :

A sequential circuit has one input (x) and one output (z). The circuit examines groups four consecutive inputs and produces an output $z=1$ if the input sequence

0101 or **1001** occurs.

The circuit resets after every four inputs. Find the Mealy state graph.

$X =$	0101	0010	1001	0100
$z =$	0001	0000	0001	0000



S_0 reset state — none of the bits have been received

S_1 The first bit of 1001 has been received

S_2 The " " " 0101 has " "

S_3 The first 2 bits of either 1001 or 0101 have been received

S_4 The " 3 " " 1001 or 0101 have been received

S_5 Two bits of a wrong sequence have been received.

S_6 3 bits of a wrong sequence have been received