Lesson 6: Loops in Verilog

Assignment 1:

Design a module that counts the number of 0's in an input word. The code should be **parametrizable** with an initial value of word-size = 16. The word size should be a parameter that can be changed without updating anything else in the code, and yet get no errors while compiling the code and obtaining correct functionality. The module should represent combinational logic that would update the count whenever the input word changes.

Add any additional parameters you need and use any code style or loop (for loop, while loop, or repeat) you prefer.

Test the design using a testbench and verify that the design works for 16-bit words as well as 8-bit words. Indicate what parameters had to be updated for each case.

Share the Verilog code, the testbench code, and the simulation results, and how you verified the correct functionality of the code. Combine your screenshots and conclusion in one pdf file.

```
module countZeros (data_in, zeroCount);
parameter word_size = 16;
parameter count_size = $clog2(word_size) + 1;
                                               // (4+1) | bits would fit values up to 15 only
input
             [word_size -1 :0]
                                  data_in;
             [count_size-1 :0]
output
                                  zeroCount;
             [count_size-1 :0]
rea
                                  counter;
assign zeroCount = counter;
integer i;
always @ (data_in)
   begin
   counter = 0:
   for (i=0; i<= (word_size-1); i=i+1)
   if (data_in[i] == 0)
      counter = counter + 1;
      end
endmodule.
```

```
module countzeros_tb ();
parameter word_size = 16;
parameter count_size = sclog2(word_size) + 1; // to be able to accommodate the maximum of 16
             [word_size -1 :0]
reg
                                 data_in;
             [count_size-1 :0]
wire
                                 zeroCount;
wire
             [count_size-1 :0]
                                 counter;
countZeros UUT (data_in, zeroCount);
assign counter = UUT.counter;
initial
begin
     data_in = 0;
 repeat (40) begin
  #10 data_in = data_in + 1;
                                      end
  repeat (40) begin
  #10 data_in = data_in + 16'hff0f; end
  end
 initial
 #800 $stop;
 endmodule
```

(input da	ita_in 16bit	t on Hexad	ecimal)															
0000	0001	0002	0003	0004	0005	0006	0007	8000	0009	000a	000b	000c	000d	000e	000f	0010	0011	0012
(output zeroCount)																		
16	15		14	15	14		13	15	14		13	14	13		12	15	14	
(internal	counter)																	
16	15		14	15	14		13	15	14		13	14	13		12	15	14	
			ter and				1	-	ı			pdate						
			zero cou				ı	-	ı	1	ı							
			rized cod				ı	l '			1	e with						
	t	he com _l	lete des	sign. It is	all con	nbinatio	nal desi	gn with	paralle	proces	sing.							

```
module countZeros (data_in, zeroCount);
parameter word_size = 8;
parameter count_size = clog2(word_size) + 1; // (3+1) 4 bits would fit values up to 7 only
input
             [word_size -1 :0]
                                  data_in:
             [count_size-1 :0]
output
                                  zeroCount;
             [count_size-1 :0]
                                  counter;
reg
assign zeroCount = counter;
integer i;
always @ (data_in)
   begin
   counter = 0;
   for (i=0; i<= (word_size-1); i=i+1)
   if (data_in[i] == 0)
      counter = counter + 1;
      end
endmodule
module countZeros_tb ();
parameter word_size = 8;
parameter count_size = $clog2(word_size) + 1; // to be able to accommodate the maximum of 8
             [word_size -1 :0]
                                  data_in;
reg
             [count_size-1 :0]
wire
                                  zeroCount:
             [count_size-1 :0]
wire
                                  counter;
countZeros UUT (data_in, zeroCount);
assign counter = UUT.counter;
initial
begin
     data_in = 0:
  repeat (40) begin
  #10 data_in = data_in + 1;
                                       end
  repeat (40) begin
  #10 data_in = data_in + 16'hFFOF; end
  end
 initial
 #800 $stop;
 endmodule.
```

(input data_in)																
(00100111	00101000	00110111	01000110	10	1010101	10	1100100	ď	01110011		10000010)	1001000) [101000	100
(output zeroCount)		, 00110111	, 0 10 0 0 110		1010101		1100100		01110011		100000		1001000		101000	
(4	16	13	15			15			3		6		5		16	
^	1	1		<u> -</u>					-						1	
(internal counter)																
4	6	3	5	4		. 5			3		6		5		6	
(input data_in)																
00000000	0000001	00000010	00000011	0000010)0	0000010	1	0000011	0	0000011		00001000		00001001		00001010
(output zeroCount)																
8 7			6	7		6				5		7		6		
(internal counter)																
8 7			6	7		6				5		7		6		

When changing the parameter value, the word size is updated and the functionality is verified.

Assignment 2:

In communication links comma symbols are used to correctly align words or mark the beginning of valid data. It is required to design a module that can detect a comma symbol of 4'b1101 in an input word starting from the LSB side. If the symbol is found, then the index (bit order) of the MSB of the comma symbol should be given at the output. If the code is not found then an index of zero, should appear at the output. The input word has a size of 32 bits.


It is required to keep the design data independent and synthesizable. Use if statements and loops in your design.

Test the design using a test-bench and verify its functionality.

Share the Verilog code, the test-bench code, and the simulation results, and how you verified the correct functionality of the code. Combine your screenshots and conclusion in one pdf file.

```
module commaIndex_finder (data_in, index_out);
parameter word_size = 32;
parameter index_size = $clog2(word_size) + 1;
                     = 4'b1101:
parameter comma
input
        [word_size -1: 0]
                             data_in;
output [index_size -1: 0]
                             index_out;
        [word_size -1 :0]
                             temp_reg;
req
        [index_size -1 :0]
                             index;
req
assign index_out = index;
always @ (data_in)
begin: search
       temp_reg = data_in;
       for (index=3; index< word_size; index=index+1)</pre>
           if (temp_req [3: 0] == comma)
              disable search;
         else begin
              temp_reg = temp_reg >>1;
              if ( (temp_reg ==0) | (index==(word_size-1)) )
                 begin
                 index = 0;
                 disable search: end
              end
 end
 endmodule
```

```
module index_tb ();
parameter word_size = 32;
parameter index_size = $clog2(word_size) + 1;
parameter comma
                                               // HEX = d
                     = 4'b1101;
       [word_size -1: 0]
reg
                            data_in;
      [index_size -1: 0]
wire
                            index_out;
wire
       [word_size -1 :0]
                            temp_reg;
      [index_size -1 :0]
wire
                            index;
commaIndex_finder UUT (data_in, index_out);
assign temp_reg = UUT.temp_reg;
assign index
                = UUT.index;
initial
    begin
             data_in = 32'h_1234_000d;
             forever begin
             data_in = data_in << 2 ;</pre>
                                                 // correct index of comma MSB selcted
      #10
            data_in = data_in << 3 ;</pre>
      #10
             data_in = data_in << 5;</pre>
      #10
                                                 // temp_reg should always align with d at LSB
             data_in = data_in << 10;
      #10
             data_in = 0;
                                                 // zero value
     #10
            data_in = 32'h_0dd0_d000;
      #10
                                                 // 3 commas, design should pick first
             data_in = 32'h_FFFF_FFFF;
                                                 // non_zero valu without comma
      #10
                                                 // several commas, design should pick first
      #10
             data_in = 32'h_d0d0_d0d0;
                                          end
      end
initial
#200 $stop;
endmodule
```



From the simulation results it is noticed that:

- 1. The index holds the order of the MSB of the detected comma 1101. If the comma does not exist the index reports a zero.
- 2. The temp_reg holds a final value with the first right-most comma shifted all the way to the Least Significant 4bits.
- 3. If the comma does not exist, the temp_reg has the data_in MSB shifted to the LSB 4 bits and the rest of the bits are filled with zeros. This is the for loop condition when index reached (word_size-1) and the comma was still not detected. In this case the index_out becomes a zero.
- 4. If the data_in is a zero, the condition of (temp_reg==0) is reached and the index output becomes again a zero.