Introduction and Theory:

The purpose of this lab is to understand and modify a Datapath-controller UART design. A testbench will be created to test the functionality of the UART top module and then odd parity will be implemented to the Datapath.

Experimental Methods:

1. Create a testbench for the given UART design and verify the functionality of the datapath and the controller modules.

The test bench implemented into the UART code provided is found highlighted red on page 4 in the appendix. The waveforms from the test bench are shown in **Figure 1**. In order to properly sequence the UART Datapath-controller, the data byte is input when the LOAD TX DATA goes high for one clock cycle. This loads the input data to the TX Data register. Next clock cycle, the Byte Ready goes high for one clock cycle placing controller into IDLE state. Finally, the TRANSMIT BYTE goes high starting the UART transmission. In this testbench, two bytes were sent in succession to prove continuous operation. 0x55 and 0xBA were transmitted successfully as shown in the SERIAL DATA OUT waveform in **Figure 1**. The Start bit goes low telling the receiver that data is next. Then the data bits are sent in LSB to MSB order. (Big Endian)




Figure 1: UART Testbench Part 1

2. Modify the design to include an odd parity bit in the transmission data.

The odd parity was implemented on in the Datapath module. A wire (odd_parity) was added and TX_datareg, TX_shiftreg were expanded by one bit in the code shown in orange on appendix code page 3. Odd_parity is continually assigned to the summation of all the data bits. Even number of bits will be parity 0, and odd number bits will be 1. Finally, the data shifting needed adjusted for the extra bit. That change is shown in appendix page 4 code in orange. The results from using the same testbench are shown in **Figure 2**. The testbench provided a byte with even and odd parity with the parity bits shown in red. Comparing **Figure 1** to **Figure 2** shows the proper implementation of odd parity.




Figure 2: UART Testbench Part 2

Conclusion:

In this lab, a testbench was created to test the functionality of the UART Datapath-controller provided in the lab handout. **Figure 1** clearly shows the sequencing of the control lines, input data, and the serial UART output data. The same testbench was used after the odd parity bit was added to the datapath module. **Figure 2** also shows how the parity bit was implemented properly adding a bit to the UART transmission. Hexadecimal values of 0x55 and 0xBA were used to test the parity because 0x55 is even while 0xBA is odd.

Appendix:

```
Date: March 26, 2022
                                            UART_TX.v
                                                                                   Project: UART_TX
       /*-----
   3
   4
            UART transmitter design parametrizable (Datapath - Controller)
        ------
   6
   7
   8
         module UART_TX #( parameter word_size = 8)(
                                                                 // size of data: 8 bits
  10
             // ports connected to data-path
  11
  12
             output
                                           Serial_out,
                                                                   // serial output of data
       channel
             input
                                           Data_Bus,
                                                                  // Host data bus holding
  13
                     [word_size-1 : 0]
       data word
  14
             // ports connected to the controller
  15
  16
            input
                                                                  // used by host to load the
  17
                                           Load_Tx_datareg,
       data register
                                                                  // used by host to signal
  18
             input
                                           Byte_ready,
       ready
  19
             input
                                           T_byte,
                                                                  // used by host to signal
       start of transmission
  20
             input
                                           clock,
                                                                  // bit clock of the
       transmitter
                                           reset
                                                                   // resets internal
  21
             input
       registers and
  22
                                                                   // loads the TX_shiftreg
       with ones for idle state
  23
  24
  25
          Control_Unit MO (
  26
                                Load_Tx_DR,
                                               // loads Data_Bus into Tx_datareg
       internal_out
  27
                                Load_Tx_SR,
                                              // loads Tx_datareg into Tx_shiftreg
       internal_out
                                               // launches shifting of bits in Tx_shiftreg -
  28
                                start,
       internal_out
                                shift,
                                               // shifts bits in Tx_shiftreg
  29
       internal out
                                               // clears bit_count after last bit is sent
  30
                                clear,
       internal_out
                                Load_Tx_datareg, // asserts Load_Tx_DR in state idle
  31
       port_in
                                                // asserts Load_Tx_SR in state idle
  32
                                Byte_ready,
       port_in
                                               // asserts start signal in state waiting
  33
                                T_byte,
       port_in
                                               // indicates status of bit counter
  34
                                BC_lt_BCmax,
       internal_in
                                               11
                                clock,
  35
       port_in
                                               11
  36
                                reset
       port_in
  37
                                ):
  38
  39
          Datapath_Unit M1 (
  40
                                Serial_out,
                                               // serial output of data channel
       port_out
  41
                                BC_lt_BCmax,
                                               // indicates status of bit counter
       internal_out
  42
                                Data_Bus,
                                               // data bus holding data_word
       port_in
                                               // loads Data_Bus into Tx_datareg
  43
                                Load_Tx_DR,
       internal_in
                                               // loads Tx_datareg into Tx_shiftreg
                                Load_Tx_SR,
  44
       internal_in
  45
                                               // launches shifting of bits in Tx_shiftreg -
                                start.
       internal_in
                                               // shifts bits in Tx_shiftreg
  46
                                shift,
       internal_in
  47
                                clear,
                                               // clears bit_count after last bit is sent -
       internal_in
  48
                                clock,
                                               11
                                                                                  Revision: UART_TX
                                           Page 1 of 4
```

```
UART_TX.v
Date: March 26, 2022
                                                                                                  Project: UART_TX
        port_in
   49
                                     reset
                                                        11
        port_in
   50
                                   );
   51
           endmodule
  52
   53
   54
  55
  56
           module Control_Unit
                                    #(
  57
  58
                                                                             // number of one-hot states
// number of bits in state
                                     one_hot_count = 3,
                  parameter
  59
                                     state_count = one_hot_count,
  60
                  parameter
        register
  61
                                     idle = 3'b001,
waiting = 3'b010,
  62
                  parameter
  63
                                     sending = 3'b100
   64
   65
                  )(
   66
  67
                  output reg
                                     Load_Tx_DR,
                                                        // loads Data_Bus into Tx_datareg
        internal_out
  68
                                     Load_Tx_SR,
                                                        // loads Tx_datareg into Tx_shiftreg
                  output reg
        internal_out
   69
                  output reg
                                                        // launches shifting of bits in Tx_shiftreg
                                     start,
        internal_out
                                     shift,
                                                        // shifts bits in Tx_shiftreg
  70
                  output req
        internal_out
  71
                  output reg
                                     clear,
                                                        // clears bit_count after last bit is sent
        internal_out
   72
   73
                  input
                                     Load_Tx_datareg, // asserts Load_Tx_DR in state idle
        port_in
  74
                  input
                                     Byte_ready,
                                                        // asserts Load_Tx_SR in state idle
        port_in
                                                        // asserts start signal in state waiting
  75
                  input
                                     T_byte,
        port_in
                   input
                                     BC_1t_BCmax,
                                                        // indicates status of bit counter
  76
        internal_in
  77
                                     clock,
                  input
                                                        11
        port_in
  78
                  input
                                     reset
                                                        11
        port_in
   79
                   );
  80
                                                                   // state machine controller
             reg [state_count-1:0] state, next_state;
  81
  82
  83
             always @ (posedge clock, negedge reset)
  84
               begin: State_transition
  85
  86
               if (reset == 1'b0)
  state <= idle; else</pre>
  87
  88
  89
                  state <= next_state; end
  90
  91
             always @ (state, Load_Tx_datareg, Byte_ready, T_byte, BC_lt_BCmax)
  92
  93
                begin: Output_and_next_state
  94
                    Load_Tx_DR = 0;
                    Load_TX_DR
Load_TX_SR = 0;
= 0;
  95
  96
97
                                = 0;
  98
                    shift
  99
                    clear
                    next_state = idle;
  100
 101
 102
                    case (state)
 103
                    idle: if (Load_Tx_datareg == 1'b1) begin
    Load_Tx_DR = 1;
 104
 105
 106
                                     next_state = idle;
  107
                                     end
 108
                               else if (Byte_ready == 1'b1) begin
                                                                                                 Revision: UART_TX
                                                   Page 2 of 4
```

```
UART_TX.v
Date: March 26, 2022
                                                                                                     Project: UART_TX
  109
                                      Load_Tx_SR = 1;
  110
                                      next_state = waiting;
  111
  112
  113
                      waiting: if (T_byte == 1'b1) begin
  114
                                       start = 1;
  115
                                       next_state = sending;
  116
                                       end
  117
                                       else next_state = waiting;
  118
  119
                      sending: if (BC_lt_BCmax) begin
                                       shift = 1;
  120
                                      next_state = sending;
  121
  122
                                       end
  123
                                       else begin
  124
                                            clear = 1;
  125
                                            next_state = idle;
  126
                                            end
                      default: next_state = idle;
  127
  128
  129
                       endcase
  130
  131
                   end
  132
  133
           endmodule
  134
  135
  136
  137
            module Datapath_Unit #(
  138
  139
  140
                  parameter
                                  word_size = 8,
                                                                          // size of the bit counter.
// Must count word_size + 1
// 9 bits of ones
  141
                                  size_bit_count = 3,
  142
  143
                                  all\_ones = \{(word\_size+1)\{1'b1\}\}
  144
  145
                                     )(
  146
                  output
                                                                     // serial output of data
  147
                                                  Serial_out,
         channel
                         - port_out
  148
                                                  BC_1t_BCmax,
                                                                     // indicates status of bit
                      - internal_out
         counter
  149
                  input [word_size-1 : 0]
                                                  Data_Bus,
                                                                     // data bus holding
                               - port_in
         data_word
                                      Load_Tx_DR,
  150
                  input
                                                          // loads Data_Bus into Tx_datareg
         internal_in
                                                          // loads Tx_datareg into Tx_shiftreg
  151
                  input
                                      Load_Tx_SR,
         internal_in
                                      start,
                                                          // launches shifting of bits in Tx_shiftreg
  152
                  input
         internal_in
  153
                  input
                                      shift,
                                                          // shifts bits in Tx_shiftreg
         internal_in
                  input
                                      clear,
                                                          // clears bit_count after last bit is sent
  154
         internal_in
  155
                  input
                                      clock,
         port_in
  156
                  input
                                      reset
                                                          11
         port_in
  157
                                    );
  158
  159
                      [word size
                                              Tx_datareg;
                                                                         transmit data register
                rea
                     [word_size + 1: 0]
                                                                       // transmit shift register {data,
  160
                reg
                                             Tx_shiftreg;
                req [size bit count : 0] bit_count;
wire odd_parity;
                                                                       // counts the bits that are transmitted
 162
  103
                assign Serial_out = Tx_shiftreg[0];
  164
         assign BC_lt_BCmax = (bit_count < word_size+2);
assign odd_parity = Data_Bus[0]+Data_Bus[1]+Data_Bus[2]+Data_Bus[3]+Data_Bus[4]+
Data_Bus[5]+Data_Bus[6]+Data_Bus[7];</pre>
  165
  166
  107
                always @ (posedge clock, negedge reset)
  168
  169
  170
               if (reset == 0) begin
                                                                                                    Revision: UART_TX
                                                     Page 3 of 4
```

```
UART_TX.v
Date: March 26, 2022
                                                                                                        Project: UART_TX
 171
                   Tx_shiftreg <= all_ones;
                   bit_count <= 0;
 172
 173
                   end
 174
 175
                   else begin: Register_Transfers
 176
                         if (Load_Tx_DR == 1'b1)
 178
                             Tx_datareg <= {odd_parity, Data_Bus[word_size - 1 :0]};
                                                                                                                11
         get the data word from data bus
                         if (Load_Tx_SR == 1'b1)
   Tx_shiftreg <= {Tx_datareg, 1'b1}; // load shift reg and insert stop bit
if (start == 1'b1)</pre>
 179
 180
 181
                         Tx_shiftreg [0] <= 0; if (clear == 1'b1)
                                                                         // signal start of transmission
 182
 183
                             bit_count <= 0;
 184
                         if (shift == 1'b1) begin
 185
 186
                             Tx_shiftreg \ll \{1'b_1, Tx_shiftreg [word_size + 1 : 1]\}; // shift right
         and fill with 1's
 187
                             bit_count <= bit_count + 1;
 188
                             end
 189
  190
                       end
 191
 192
           endmodule
 194
        module UART_TX_tb ():
 195
            wire Serial_out:
                                    //UUT output
 196
 197
            reg clock, reset, Load_Tx_datareg, Byte_ready, T_byte;
reg [7:0] Data_Bus;
 198
                                                                                  //UUT input
 199
 200
            UART_TX UUT (Serial_out, Data_Bus, Load_Tx_datareg, Byte_ready, T_byte, clock, reset);
 201
 202
            initial begin
 203
            clock = 1'50
 204
 205
            forever #10 clock = ~clock;
 206
            end
 207
 208
            initial fork
 209
                   reset = 1'b0; Data_Bus = 8'h55; Load_Tx_datareg = 1'b0; Byte_ready = 1'b0;
 210
        T_byte = 1'b0;
#10 reset = 1'b1;
 211
                   Load_Tx_datareg = 1'b1;
Load_Tx_datareg = 1'b0;
 212
            #60
 213
            #80
            #90 Data_Bus = 8'h00;
#100 Byte_ready = 1'b1;
 214
 215
            #120 Byte_ready = 1'b0;
#120 T_byte = 1'b1;
 216
 217
            #140 T_byte = 1'b0;
#300 Byte_ready = 1'b0;
#410 Data_Bus = 8'hBA;
 218
 219
                                                                                     Testbench
 220
 221
            #420 Load_Tx_datareg = 1'b1;
 222
            #440
                  Load_Tx_datareg = 1'b0;
 223
            #450 Data_Bus = 8'h00;
 224
            #460 Byte_ready = 1'b1;
                  Byte_ready = 1'b0;
T_byte = 1'b1;
 225
            #480
 226
            #480
            #500 T_byte = 1'b0;
#660 Byte_ready = 1'b0;
 227
 228
 229
 230
            join
 231
 232
            initial begin
 233
                $monitor ($time ,, "Data In = %h Data Out = %h" , Data_Bus, Serial_out);
 234
 235
 236
            end
 237
 238
         endmodule
  240
 241
 242
                                                                                                       Revision: UART_TX
                                                       Page 4 of 4
```