

# Logic Design using FPGAs Assignment BCD and Seven Segment Display

**Objective:** Behavioral Models in Verilog - Designing combinational circuits that can perform binary-to-decimal number conversion.

### Part (1): Seven Segment Display (Book example page 170 & 171)

We wish to display on 7-segment display the values set by 4 input switches. Your circuit should be able to display the digits from 0 to 9 and should treat the values 1010 to 1111 as BLANK display (all OFF). The LEDs for the 7-segment display are all active low (common anode), which means that the LED would turn ON when its assigned bit value is a logic '0'.

Create a design that assigns the correct output bits to the 7-segments based on the 4- bit input value. Use parameters for the 10 different decimal digits (0 to 9) and the BLANK case.

```
parameter BLANK = 7'b_1111_1111;
parameter ZERO = 7'b_0000_0001;
```

#### Part (2): Binary-Coded Decimal

You are to design a circuit that converts a four-bit binary number  $\mathbf{V} = \mathbf{v_3} \, \mathbf{v_2} \, \mathbf{v_1} \, \mathbf{v_0}$  into its two-digit decimal equivalent  $\mathbf{D} = \mathbf{d_1} \mathbf{d_0}$ . Table 1 shows the required output values.

$v_3v_2v_1v_0$	$d_1$	$d_0$			
0000	0	0			
0001	0	1			
0010	0	2			
1001	0	9			
1010	1	0			
1011	1	1			
1100	1	2			
1101	1	3			
1110	1	4			
1111	1	5			

Table 1: Binary-to-decimal conversion values.

## Structural Design:

It includes a comparator that checks when the value of V is greater than 9 and uses the output of this comparator in the control of the 7-segment displays. You can use the conditional and comparison operators.




Figure 1: Partial design of the binary-to-decimal conversion circuit.

Notice that the circuit in Figure 1 includes a 4-bit wide 2-to-1 multiplexer. The purpose of this multiplexer is to drive digit do with the value of V when z = 0, and the value of A when z = 1. To design circuit A consider the following. For the input values V < 9, the circuit A does not matter, because the multiplexer in Figure 1 just selects V in these cases. But for the input values V > 9, the multiplexer will select A. Thus, A has to provide output values that properly implement Table 1 when V > 9.

You need to design circuit A so that the input V = 1010 gives an output A = 0000, the input V = 1011 gives the output A = 0001, and the input V = 1111 gives the output A = 0101. Design circuit A using a case structure.


The top code module should instantiate the needed submodules with correct interconnections.

#### EE 417 - Assignment 3 - Problem 3 - BCD - Seven Segment Display

```
module Binary_7segment (BCD, SevenSegment);
module BCD_SevenSegment (V, do_7segment, d1_7segment);
                                                             input
                                                                        [3:0] BCD:
                                                             output reg [6:0] SevenSegment;
input
          [3:0]
                 do_7segment, d1_7segment;
output
          [6:0]
          [3:0]
                 digit0, do, d1;
                                                             parameter BLANK = 7'b111_1111; // 127
wire
                                                             parameter ZERO = 7'b100_0000; // 64
wire
                 V_grtr9;
                                                             parameter ONE = 7'b111_1001; // 121
                                                                             = 7'b010_0100; //
parameter BLANK = 7'b111_1111; // 127
                                                             parameter TWO
                                                                                                 36
                                                             parameter THREE = 7'b011_0000; //
                                                                                                 48
parameter ONE = 7'b111_1001; // 121
                                                             parameter FOUR = 7'b001_1001; //
                                                                                                 25
                                                             parameter FIVE = 7'b001_0010; //
                                                                                                 18
assign V_grtr9
                  = (V > 4'b1001);
                                                             parameter SIX = 7'b000_0001; //
                                                                                                 1
assign d1_7segment = V_grtr9 ? ONE
                                     : BLANK;
                                                             parameter SEVEN = 7'b111_1000; // 120
assign d1
                  = V_grtr9 ? 4'b0001: 4'b0000:
                                                             parameter EIGHT = 7'b000_0000; //
                                                                                                  0
assign do
                  = V_grtr9 ? digit0 : V;
                                                             parameter NINE = 7'b001_1000; // 24
circuitA
               M1 (V, digit0);
                                                             alwavs @ *
Binary_7segment DO (do, do_7segment);
                                                             case (BCD)
                                                                4'b0000 : SevenSegment = ZERO;
endmodule.
                                                                4'b0001 : SevenSegment = ONE;
                                                                4'b0010 : SevenSegment = TWO;
                                                                4'b0011 : SevenSegment = THREE;
                                                                4'b0100 : SevenSegment = FOUR;
module circuitA (V, do);
                                                                4'b0101 : SevenSegment = FIVE;
           [3:0]
input
                   v:
                                                                4'b0110 : SevenSegment = SIX;
output reg [3:0]
                                                                4'b0111 : SevenSegment = SEVEN;
                                                                4'b1000 : SevenSegment = EIGHT;
always @ *
                                                                4'b1001 : SevenSegment = NINE;
   case (V)
                                                                default : SevenSegment = BLANK;
       4'b1010 : do = 4'b0000;
                                                                endcase
       4'b1011 : do = 4'b0001;
       4'b1100 : do = 4'b0010;
                                                             endmodule.
       4'b1101 : do = 4'b0011;
       4'b1110 : do = 4'b0100;
       4'b1111 : do = 4'b0101;
       default : do = 4'bxxxx:
       endcase
```


endmodule

```
module BCD_SevenSegment_tb ();
reg [3:0]
             BCD;
wire [6:0]
             do_7segment, d1_7segment;
wire [3:0]
             do, d1;
wire
             V_grtr9;
wire [3:0]
             digit0;
BCD_SevenSegment UUT (BCD, do_7segment, d1_7segment);
assign V_grtr9 = UUT.V_grtr9;
assign do
               = UUT.do;
assign d1
               = UUT.d1;
assign digit0 = UUT.digit0;
initial
   begin
   BCD = 4'b0000;
   forever
     begin
     #10 BCD = BCD + 1;
     end
   end
endmodule
```




(input BCD	)															
0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	0
(output d	1)															
0										1						0
( output do	)															
0	1	2	3	4	5	6	7	8	9	0	1	2	3	4	5	0
( d1_7Segr	ment)															
127										121						127
(do_7Segr	ment)															
64	121	36	48	25	18	1	120	0	24	64	121	36	48	25	18	64
(input gre	ater than 9)															
	<del>                                     </del>															
(internal d	lo)															
										0	1	2	3	4	5	}

```
BLANK = 7'b111_1111; // 127
ZERO = 7'b100_0000; // 64
ONE = 7'b111_1001; // 121
TWO = 7'b010_0100; // 36
THREE = 7'b011_0000; // 48
FOUR = 7'b001_1001; // 25
FIVE = 7'b001_0010; // 18
SIX = 7'b000_0001; // 1
SEVEN = 7'b111_1000; // 120
EIGHT = 7'b000_0000; // 0
NINE = 7'b001_1000; // 24
```



If the 7-segment display is blank and all LEDs will be off, then display [6:0] = 7/6/11/11/11

If the 7 syment display should show a digit zero, then all LEDS should be ON except LEDG. display [6,0] = 7/6 1100\_0000



display.

12

```
module DI driver (Vgreater trangin, display d, out);
vaput Vgreater from I in ;
isplayed [0:0] displayed out ;
 parameter Blank = 7/b11/1111; // Giving special numbers a name to
 parameter ONE = 7/6111_1001; // make the code more readable.
 // Conditional operator
  assign displayed_out = (Vgreater thanq in ?) ONE : Blank ;
 endmodule
// Avorther way to design DL Driver is by using a case structure
 module DI_driver (Vgreater than 9_in, display d1_out);
 uniput Vgreater Hang in
                                     // If anigned a valle within case structure thon
output reg [6:0] display Lout ;
                                        it has to be defined as register.
 always @ ( Vgreater than 9_in)
     cause (Vgreater Hang in)
 1'60: display Lout = 7'6111_1111; / or use parameter as we 1'61: display d1_out = 7'6111_1001; / or use parameters as we 1'61: display d1_out = 7'6111_1001;
  défault: displaydient = 7/6/11/1/1/1/ endonce endinadule
```


```
Chi aint A will have our effect if the imput word V is greater than 9.
  module circuit A (V, A);
  imput [3:0] V;
 critiquit reg [3:0] A j // Rad to define A as a reg to an ign it values
                          within the Dobys Wood.
 -el usay @ (V)
    cerce CV)
                               // 10
          • A = 4/60000 ;
4/61010
                                // ||
4/6/011 : A = 4/6000/
4/6/100 : A = 4/6 00/0;
                               // 12
4/6/101 : A = 4/6 0011 ;
                               11 13
           : A = 4/60100 j
4/61110
                               11/14
           : 0 = 4/60101 j
4/61111
                               11 15
           ; A = 4/bxxxx;
 default
   endane
```

endmodule

We could have also designed the modele circuit using combinational logic with Kmap for every buriary output bit

For Az :

V3 V2 V1 V0	A302A100
1010	©000
1011	0001
1 100	0010
1101	001
1110	0100
1111	0101



all the values ten than or equal to 9 owner don't cares.

 $A_2 = V_2 V_1$ 

```
module air air A combinational (V \circ A);

input [3:0] \ V;

output [3:0] \ A; M by default outputs are assisted

assign A[3] = 1/60;

assign A[3] = V[3] \ A[3] = V[3] = V[3] \ A[3] = V[3] = V[3] \ A[3] = V[3] = V[3] = V[3] \ A[3] = V[3] = V[
```