

Conclusion

Reset high means Sample_input, internal registers, and output registers become zero.

When reset is low FIR filter is active. When filter is active, the actions happen on the positive clock edge.

FIR filter with pipeline registers were placed all adder inputs.

 $Simulation\ results\ show\ each\ pipelining\ register\ passes\ the\ values\ saved\ in\ its\ array\ to\ the\ next\ one.$

The top two values are added together while the rest pass as is to the next register. The throughput (new output) is available at every clock cycle. With the pipelining, the longest propagation delay for the combinational logic between the registers can be shortened, which will consequently allow reducing clock period and increasing clock frequency. With an output available at every clock cycle, the throughput of the module increases. The pipelining improves hardware utilization efficiency.

Sources

[1]https://ieeexplore.ieee.org/document/7208065

[2] Ciletti, Michael D.. Advanced Digital Design with the Verilog HDL (Section 9.5). Pearson Education. Kindle Edition.

[3] Chttps://community.intel.com/t5/FPGA-Wiki/Timing-Constraints/ta-p/735562