
State Table					
	next_state		output		
present_state	x_in=0	x_in=1	z1	z2	
S_000	S_000	S_001	0	0	
S_001	S_001	S_010	0	0	
S_010	S_010	S_011	1	0	
S_011	S_011	S_100	0	0	
S_100	S_100	S_101	0	1	
S_101	S_101	S_110	0	0	
S_110	S_110	S_111	0	0	
S_111	S_111	S_111	0	0	

State Table					
	next_state		output		
present_state	x_in=0	x_in=1	z1	z2	
S_000	S_000	S_001	0	0	
S_001	S_001	S_010	1	0	
S_010	S_010	S_011	1	0	
S_011	S_011	S_100	0	1	
S_100	S_100	S_101	0	1	
S_101	S_101	S_110	0	0	
S_110	S_110	S_111	0	0	
S_111	S_111	S_reset	0	0	

S_reset: Needs to low for the FSM to start				
if input sequence = 010 then z1=1 and z2=0				
if input sequence = 100 then z1=0 and z2=1				
S_000: 3Bit input sequence=000				
S_001: 3Bit input sequence=001 received				
S_010: 3Bit input sequence=010 received				
S_011: 3Bit input sequence=011 received				
S_100: 3Bit input sequence=100 received				
S_101: 3Bit input sequence=101 received				
S_110: 3Bit input sequence=110 received				
S 111: 3Bit input sequence=111 received				





```
1
 2
     Name Lamin Jammeh
 3
     CLass: EE417 Summer 2024
     Lesson 04 HW Question 1
 5
    Group: Ron Kalin/ Lamin Jammeh
 6
     Project Description: This is the main module for a Mealy FSM that receives a
7
     set of bits and checks if they are equa to Z1=010 or Z2=100 and takes adecision
     on whether to reset the machine of keeps look receiving data and comparing them
8
9
10
      module Sequence_100_Detector_Mealy (z2, z1, clk, S_reset, x_in);
11
12
      //define the inputs and outputs of the system
13
      output reg z_2, z_1;
14
                 clk, S_reset;
      input
15
      input
                 x_in;
16
17
      //define the states
18
      reg [2:0] present_state, next_state;
19
20
      //define the possible parameter
      parameter S_000 = 3'b000;
21
      parameter S_001 = 3'b001;
22
23
      parameter S_010 = 3'b010;
                                       //z1
24
      parameter S_{011} = 3'b011;
25
      parameter S_100 = 3'b100;
                                       //z2
26
      parameter S_101 = 3'b101;
27
      parameter S_110 = 3'b110;
28
      parameter S_111 = 3'b111;
29
30
      //sequenctial logic updating the state register (flip flop)
31
      always @(posedge clk)
32
           if (S_reset) present_state <= S_000;</pre>
33
           else
                      present_state <= next_state;</pre>
34
35
     //combination logic determining the next_state and the output state
36
                                    //trigger the block when there is any change in the signals
     always @ *
     used in the block
37
           case (present_state)
38
           S_000
                    : begin
                       z1 = 1'b0;
39
40
                       z2 = 1'b0;
41
                       if (x_in) next_state = S_001;
42
                       else next_state = S_000;
43
                    end
44
           s 001
                    : begin
45
                       z1 = 1'b0;
46
                       z2 = 1'b0;
47
                       if (x_in) next_state = S_010;
48
                       else
                                next_state = S_001;
49
                    end
                    : begin
50
           S_010
51
                       z1 = 1'b1;
                       z2 = 1'b0;
52
53
                       if (x_in) next_state = s_011;
54
                                 next_state = S_010;
                       else
55
                    end
56
           S_011
                    : begin
57
                       z1 = 1'b0;
                       z2 = 1'b0;
58
59
                       if (x_in) next_state = S_100;
60
                                 next_state = S_011;
                        else
61
                    end
62
           S_100
                    : begin
63
                       z1 = 1'b0;
64
                       z2 = 1'b1;
                       if (x_in) next_state = S_101;
65
66
                                  next_state = S_100;
                       else
67
                    end
68
           S_101
                    : begin
```

```
69
                              z1 = 1'b0;
70
                              z2 = 1'b0;
                              if (x_in) next_state = S_110;
71
72
                              else
                                          next_state = S_100;
73
                          end
74
              S_110
                          : begin
                              z1 = 1'b0;

z2 = 1'b0;

if (x_in) next_state = S_111;
75
76
77
                              else
78
                                          next_state = S_110;
79
                          end
80
              S_111
                          : begin
                             z1 = 1'b0;
z2 = 1'b0;
if (x_in) next_state = S_111;
else next_state = S_111;
81
82
83
84
85
                          end
86
              endcase
87
      endmodule
```






```
/*-----
1
    Test Bench for Sequence_100_Detector_Mealy Finite State Machine
2
3
    CLass: EE417 Summer 2024
    Lesson 04 HW Question 1
5
    Group: Ron Kalin/ Lamin Jammeh
     -----*/
6
7
8
    module Sequence_100_Detector_Mealy_TB();
9
10
    //define the input and outputs as wires and registers
11
    wire z2, z1;
12
          clk, S_reset;
    reg
13
    reg
          x_in;
14
15
    //define the internal probes as wires
16
    wire [2:0] present_state, next_state;
17
18
     //define the unit under test (UUT)
19
    Sequence_100_Detector_Mealy UUT (z2, z1, clk, S_reset, x_in);
20
21
    //internal probes to make it easy to track the logic and for troubleshooting
22
    assign present_state = UUT.present_state;
23
    assign next_state = UUT.next_state;
24
25
    //generate the clk cycle with a period of 5 ns
26
    initial
27
       begin
28
          clk = 1'b0;
29
          forever
30
          begin
31
             #5 clk = \simclk;
32
          end
33
       end
34
35
    //initialize the reset cycle
36
    initial
37
       begin
38
          S_reset = 1'b1;
          #30 S_reset = 1'b0;
39
40
          #200 S_reset = 1'b1;
41
          #30 S_reset = 1'b0;
42
       end
43
44
    //test the possible input sequence combination to form the different states
45
    initial
46
       begin
47
          x_{in} = 1'b0; #15
48
49
          begin
50
             x_{in} = 1'b0;
51
                            #10
                                  x_{in} = 1'b0;
                                                 #10 x_in = 1'b0; #10;
                                                                        //S_000 sequence
             x_{in} = 1'b0:
52
                            #10
                                  x_{in} = 1'b0;
                                                 #10 x_in = 1'b1; #10;
                                                                        //S_001 sequence
             x_{in} = 1'b0;
                                  x_{in} = 1'b1;
                                                 #10 x_in = 1'b0; #10;
                                                                        //s_010
53
                            #10
                                                                                  sequence = z1
54
             x_{in} = 1'b0;
                            #10
                                  x_in = 1'b1;
                                                 #10 x_in = 1'b1;
                                                                   #10;
                                                                         //s_011
                                                                                  sequence
                                  x_in = 1'b0;
                                                 #10 x_in = 1'b0;
55
             x_{in} = 1'b1;
                                                                         //s_100 sequence = z2
                            #10
                                                                   #10;
                                  x_{in} = 1'b0;
                                                #10 x_in = 1'b1;
                                                                         //s_101
56
             x_{in} = 1'b1;
                            #10
                                                                  #10;
                                                                                  sequence
57
             x_{in} = 1'b1;
                                  x_{in} = 1'b1;
                                                #10 x_in = 1'b0;
                                                                         //S_110
                            #10
                                                                  #10;
                                                                                  sequence
                                                                         //S_111 sequence
             x_{in} = 1'b1;
                                  x_{in} = 1'b1;
                                                #10 x_in = 1'b1; #10;
58
                            #10
59
          end
60
       end
61
62
       // Monitor outputs
63
        initial begin
            $display("x_in___Present_State____Next_State___
$monitor("%b, %b, %b, %b, %b", x
64
                                                               _z1__
                                                                     __z1__
                                                                           _);
                                              %b, %b", x_in, present_state, next_state,
65
    z1, z2);
66
        end
    endmodule
67
```

Transcript =

```
# .main pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
                               Next_State_
# x in Present State
                                            Z1____
                                                     Z1
# 0,
                 XXX,
                                   XXX,
                                               x,
                                                     х
# 0,
                                   000,
                 000,
                                               0,
                                                     0
# 1,
                                   001,
                 000,
                                               0,
                                                     0
# 0,
                 001,
                                   001,
                                               0,
                                                     0
# 1,
                                   010,
                 001,
                                                     0
                                               Ο,
# 0,
                 010,
                                   010,
                                                     0
# 1,
                 010,
                                   011,
                                                     0
# 1,
                 011,
                                   100,
                                                     0
# 1,
                 100,
                                   101,
                                               0,
# 0,
                 101,
                                  100,
                                                     0
# 0,
                 100,
                                   100,
                                               ο,
# 1,
                 100,
                                   101,
                                                     1
                                               0,
# 0,
                 101,
                                   100,
                                                     0
                                               0,
# 1,
                                                     1
                 100,
                                   101,
                                               0,
# 1,
                 101,
                                   110,
                                                     0
# 1,
                 110,
                                   111,
                                                     0
                                               Ο,
# 0,
                 111,
                                  111,
                                                     0
# 1,
                 111,
                                   111,
                                               0,
                                                     0
# 1,
                 000,
                                   001,
                                                     0
# 1,
                 001,
                                   010,
                                               0,
                                                     0
# 1,
                 010,
                                   011,
                                                     0
# 1,
                 011,
                                   100,
                                                     0
                                               0,
# 1,
                 100,
                                   101,
                                                     1
                                               0,
# 1,
                 101,
                                   110,
                                               0,
# 1,
                 110,
                                  111,
                                               0,
                                                     0
# 1,
                                                     0
                 111,
                                  111,
```



## The simulation summary shows the following

- Output z1 is high after the S\_reset is low, and when the present state=2 or b010
- Output z2 is high after the S\_reset is low, and when the present state=4 or b100
  - o After z2 is high z1 cannot occur until S\_reset gets toggle high and then low