

```

1  /*EE417 Lesson 5 A1 -Manchester code to PAM4 code converter
2  Name: Ron Kalin, Date: 6/11/24
3  Group: Kalin, Jammeh
4  PAM4 combines two NRZ bits, which means 4 Manchester bits.
5  Manchester 0101 = 00 NRZ = 0 PAM4
6  Manchester 0110 = 01 NRZ = 1 PAM4
7  Manchester 1001 = 10 NRZ = 2 PAM4
8  Manchester 1010 = 11 NRZ = 3 PAM4
9  */
10 /*module manchester_to_pam4 ( //mealy, top level module
11     input wire clk, // Clock for sampling
12     input wire rst, // Reset
13     input wire manchester_in, // Manchester-encoded serial input
14     output reg [2:0] pam4_out // 3-bit PAM4 output
15 );
16     reg [1:0] state; // State machine for decoding
17     always @(posedge clk or posedge rst) begin
18         if (rst) begin
19             state <= 2'b00; // Initial state
20             pam4_out <= 3'b000; // Reset output
21         end else begin
22             case (state)
23                 2'b00: begin // waiting for rising edge
24                     if (manchester_in) state <= 2'b01;
25                 end
26                 2'b01: begin // Rising edge detected
27                     state <= 2'b10;
28                 end
29                 2'b10: begin // Falling edge detected
30                     state <= 2'b00;
31                     // Map Manchester data to PAM4 levels
32                     case (manchester_in)
33                         1'b0: pam4_out <= 3'b001; // -1
34                         1'b1: pam4_out <= 3'b010; // 0
35                     endcase
36                 end
37             endcase
38         end
39     end
40 endmodule
41
42 module manchester_to_PAM_mealy_assign_glitchy(
43     output PAM_out,
44     input manchester_in, input clock, input reset);
45 //this module will show glitchy mealy FSM conversion from manchester to PAM
46
47 reg [2:0] state; //number of state bits required = number of states in state diagram
48 wire [2:0] next_state;// ex: 5 to 8 states = 3 bits
49
50 //parameter Sx = 2'b00; //waiting for new manchester input
51 //parameter S0 = 2'b01; //manchester 0 is being converted to 01
52 //parameter S1 = 2'b10; //manchester 1 is being converted to 10
53
54 parameter S0 = 4'b0000; //waiting for new manchester input
55 parameter S00 = 4'b0000;
56 parameter S01 = 4'b0001;
57 parameter S001 = 4'b0001;
58 parameter S010 = 4'b0010;
59 parameter S0010 = 4'b0010;
60 parameter S0011 = 4'b0011;
61 parameter S0100 = 4'b0100;
62 parameter S0101 = 4'b0101;
63
64 parameter S1 = 4'b0000; //waiting for new manchester input
65 parameter S10 = 4'b0000;
66 parameter S11 = 4'b0001;
67 parameter S101 = 4'b0010;
68 parameter S110 = 4'b0010;
69 parameter S1010 = 4'b0011;
70

```

```

71 parameter S1011 = 4'b0100;
72 parameter S1100 = 4'b1100;
73 parameter S1101 = 4'b1101;
74
75 parameter S2      = 4'b0010; //waiting for new manchester input
76 parameter S20    = 4'b0010;
77 parameter S21    = 4'b0011;
78 parameter S201   = 4'b0101;
79 parameter S210   = 4'b0110;
80 parameter S2010  = 4'b1010;
81 parameter S2011  = 4'b1011;
82 parameter S2100  = 4'b1100;
83 parameter S2101  = 4'b1101;
84
85 parameter S3      = 4'b0011; //waiting for new manchester input
86 parameter S30    = 4'b0011;
87 parameter S31    = 4'b0011;
88 parameter S301   = 4'b0101;
89 parameter S310   = 4'b0110;
90 parameter S3010  = 4'b1010;
91 parameter S3011  = 4'b1011;
92 parameter S3100  = 4'b1100;
93 parameter S3101  = 4'b1101;
94
95 // Sequential logic updating the state
96
97 always @ (posedge clock or posedge reset)
98     if (reset) state <= S0;
99     else state <= next_state;
100
101 // Combinational logic to find next_state and PAM_out
102
103 assign next_state [0] = manchester_in | (~state[1] & ~ state[0]);
104 assign next_state [1] = ~state[1] & manchester_in;
105 assign PAM_out = ~state[0] | (manchester_in & state[1]);
106
107
108 endmodule
109
110
111 module manchester_to_PAM_Mealy_case_glitchy(PAM_out,
112                                             manchester_in,
113                                             clock, reset);
114
115 output PAM_out;
116 input manchester_in, clock, reset;
117
118 reg [2:0] state, next_state; //number of state bits required = number of states in state
119 //to assign it values within always block
120
121 parameter Sx = 2'b01; //waiting for new manchester input
122 parameter S0 = 2'b01; //manchester 0 is being converter to 01
123 parameter S1 = 2'b11; //manchester 1 is being converter to 10
124
125 // Sequential logic updating the state
126
127 always @ (posedge clock or posedge reset) //asynchronous reset
128     if (reset) state <= Sx;
129     else state <= next_state;
130
131 // Combinational logic to find next_state and PAM_out
132
133 always @ * //if state or manchester_in change
134     case (state)
135         Sx : if(manchester_in) begin
136                 next_state = S1;
137                 PAM_out = 3'b001; end
138         else
139             begin
140                 next_state = S0;

```

```

140             PAM_out = 3'b000; end
141
142     S0 :      begin          next_state = Sx; //manchester_in has to be 0
143                           PAM_out = 3'b001; end
144
145     S1 :      begin          next_state = Sx; //manchester_in has to be 1
146                           PAM_out = 3'b000; end
147
148 default :    begin          next_state = Sx; //default case
149                           PAM_out = 3'b000; end
150     endcase
151
152 endmodule
153
154
155 module manchester_to_PAM_Mealy_assign_nonglitchy (PAM_out,
156                                                    manchester_in,
157                                                    clock, reset);
158
159 output reg PAM_out;
160 input manchester_in, clock, reset;
161
162 reg [2:0] state; //the use of register assures no glitches
163 wire [2:0] next_state;
164 wire      next_out;
165
166 parameter Sx = 2'b01; //waiting for new manchester input
167 parameter S0 = 2'b00; // manchester 0 is being converted to 01
168 parameter S1 = 2'b00; // manchester 1 is being converted to 10
169
170 // sequential logic updating the state
171
172 always @ (posedge clock or posedge reset) //asynchronous reset
173     if (reset) begin state <= Sx;
174                     PAM_out <= 3'b000; end
175     else      begin state <= next_state;
176                     PAM_out <= next_out; end
177
178 // combinational logic to find next_state and PAM_out
179
180 assign next_state[0] = manchester_in | (~state[1] & ~state[0]);
181 assign next_state[1] = ~state[1] & manchester_in;
182 assign next_out = ~next_state[0] | (manchester_in & ~next_state[1]);
183
184 endmodule
185
186 module manchester_to_PAM_Mealy_case_nonglitchy (PAM_out,
187                                                  manchester_in,
188                                                  clock, reset);
189
190 output PAM_out;
191 input manchester_in, clock, reset;
192
193 reg [2:0] state, next_state;
194 reg      next_out, PAM_out; // assign values within always block
195
196 parameter Sx = 2'b01; //waiting for new manchester input
197 parameter S0 = 2'b00; // manchester 0 is being converted to 01
198 parameter S1 = 2'b00; // manchester 1 is being converted to 10
199
200 // Sequential logic updating the state
201 always @ (posedge clock or posedge reset) //asynchronous reset
202     if (reset) begin state <= Sx;
203                     PAM_out <= 1'b0; end
204     else begin state <= next_state;
205                     PAM_out <= next_out; end
206
207 // Combinational logice to find next_state and PAM_out
208 always @ * //if state or manchester_in change
209     case (state)
210         Sx : if(manchester_in) begin

```

```

210         next_state = S1;
211         PAM_out = 3'b001; end
212     else
213         begin
214             next_state = S0;
215             PAM_out = 3'b000; end
216
217     S0 : begin
218         next_state = Sx; //manchester_in has to be 0
219         next_out = 3'b001; end
220
221     S1 : begin
222         next_state = Sx; //manchester_in has to be 1
223         next_out = 3'b000; end
224
225 default : begin
226     next_state = Sx; //default case
227     next_out = 3'b000; end
228
229 endcase
230
231 endmodule*/
232
233 //ee417 lesson 5 Assignment 1 L5A1
234 // Name: Ron Kalin, Date: 06-13-24 Group: Kalin/Jammeh
235 // Design: manchester to PAM4 converter using
236 // manchester to NRZ converter then NRZ to PAM4 converter
237 //mealy, top level module, output PAM_out, input clock, reset, manchester_in
238 module manchester_to_pam4 (
239     output[1:0] PAM_out, // 2-bit PAM4 output
240     input clk, // clock for sampling
241     input rst, // Reset
242     input manchester_in); // Manchester-encoded 1bit serial input
243
244 //define internal wires
245 wire NRZ_out;
246
247 //instantiate submodules
248 manchester_to_NRZ_Mealy_case_nonglitchy M1 (NRZ_out, manchester_in, clk, rst);
249 NRZ_to_PAM_Mealy_case_nonglitchy M2 (PAM_out, NRZ_out, clk, rst);
250
251 endmodule
252
253 //convert manchester to ZRZ
254 module manchester_to_NRZ_Mealy_case_nonglitchy (NRZ_out,
255     manchester_in,
256     clock, reset);
257
258 output NRZ_out;
259 input manchester_in, clock, reset;
260
261 reg [1:0] state, next_state; // 3 total states from state diagram = 2 bits
262 reg next_out, NRZ_out; // assign values within always block
263
264 parameter Sx = 2'b00; // waiting for new manchester input
265 parameter S0 = 2'b01; // manchester 01 is being converted to NRZ 0
266 parameter S1 = 2'b10; // manchester 10 is being converted to NRZ 1
267
268 // Sequential logic updating the state
269 always @ (posedge clock or posedge reset) //asynchronous reset
270     if (reset) begin state <= Sx;
271                     NRZ_out <= 1'b0; end
272     else begin state <= next_state;
273              NRZ_out <= next_out; end
274
275 // Combinational logic to find next_state and NRZ_out
276 always @ * //if state or manchester_in change
277     case (state)
278         Sx : if(manchester_in) begin
279             next_state = S1;
280             next_out = 1'b1; end
281         else
282             begin
283                 next_state = S0;
284                 next_out = 1'b0; end
285     endcase
286
287 endmodule

```

```

280         S0 :                begin
281             next_state = Sx; //manchester_in has to be 1
282             next_out = 1'b0; end
283
284         S1 :                begin
285             next_state = Sx; //manchester_in has to be 0
286             next_out = 1'b1; end
287
288     default :    begin        next_state = Sx; //default case
289                             next_out = 1'b0; end
290     endcase
291
292 endmodule
293
294
295 //convert NRZ to PAM4
296 module NRZ_to_PAM_Mealy_case_nonglitchy (PAM_out,
297                                         NRZ_in,
298                                         clock, reset);
299
300 output [1:0] PAM_out;
301 input NRZ_in, clock, reset;
302                                     // 1 bit=2 states, 2bits=4 states, 3bits=8 states, nbits=2^nb
303 states
304 reg [2:0] state, next_state; // 6 total states from state diagram = 3 bits
305 reg [1:0] next_out, PAM_out; // assign values within always block
306                                     // using next_out as a register prevents glitches
307
308 parameter S00 = 3'b000; // waiting for new NRZ input
309 parameter S0  = 3'b101;
310 parameter S01 = 3'b001;
311 parameter S10 = 3'b010;
312 parameter S1  = 3'b111;
313 parameter S11 = 3'b011;
314
315 // Sequential logic updating the state
316 always @ (posedge clock or posedge reset) //asynchronous reset
317     if (reset) begin state <= S00;
318                     PAM_out <= 2'b00; end
319     else begin state <= next_state;
320             PAM_out <= next_out; end
321
322 // Combinational logic to find next_state and NRZ_out
323 always @ * //if state or NRZ_in change
324     case (state)
325         S00 : if(NRZ_in) begin
326                 next_state = S1;
327                 next_out = 2'b00; end
328             else          begin
329                 next_state = S0;
330                 next_out = 2'b00; end
331
332         S0  : if(NRZ_in) begin
333                 next_state = S01;
334                 next_out = 2'b01; end
335             else          begin
336                 next_state = S00;
337                 next_out = 2'b00; end
338
339         S01: if(NRZ_in) begin
340                 next_state = S1;
341                 next_out = 2'b01; end
342             else          begin
343                 next_state = S0;
344                 next_out = 2'b01; end
345
346         S1  : if(NRZ_in) begin
347                 next_state = S11;
348                 next_out = 2'b11; end
349             else          begin

```

```
349             next_state = S10;
350             next_out = 2'b10; end
351
352     S10: if(NRZ_in) begin
353             next_state = S1;
354             next_out = 2'b10; end
355     else begin
356             next_state = S0;
357             next_out = 2'b10; end
358
359     S11: if(NRZ_in) begin
360             next_state = S1;
361             next_out = 2'b11; end
362     else begin
363             next_state = S0;
364             next_out = 2'b11; end
365
366     default : begin
367             next_state = S00; //default case
368             next_out = 2'b00; end
369     endcase
370
371 endmodule
372
373
374
```