

```

1  /*-----
2  Test Bench for Sequence_100_Detector_Mealy Finite State Machine
3  Class: EE417 Summer 2024
4  Lesson 04 HW Question 1
5  Group: Ron Kalin/ Lamin Jammeh
6  -----*/
7
8  module Sequence_100_Detector_Mealy_TB ();
9
10 //define the input and outputs as wires and registers
11 wire z2, z1;
12 reg clk, S_reset;
13 reg x_in;
14
15 //define the internal probes as wires
16 wire [2:0] present_state, next_state;
17
18 //define the unit under test (UUT)
19 Sequence_100_Detector_Mealy UUT (z2, z1, clk, S_reset, x_in);
20
21 //internal probes to make it easy to track the logic and for troubleshooting
22 assign present_state = UUT.present_state;
23 assign next_state = UUT.next_state;
24
25 //generate the clk cycle with a period of 5 ns
26 initial
27 begin
28     clk = 1'b0;
29     forever
30     begin
31         #5 clk = ~clk;
32     end
33 end
34
35 //initialize the reset cycle
36 initial
37 begin
38     S_reset = 1'b1;
39     #30 S_reset = 1'b0;
40     #200 S_reset = 1'b1;
41     #30 S_reset = 1'b0;
42 end
43
44 //test the possible input sequence combination to form the different states
45 initial
46 begin
47     x_in = 1'b0; #15
48
49     begin
50
51         x_in = 1'b0; #10 x_in = 1'b0; #10 x_in = 1'b0; #10; //s_000 sequence
52         x_in = 1'b0; #10 x_in = 1'b0; #10 x_in = 1'b1; #10; //s_001 sequence
53         x_in = 1'b0; #10 x_in = 1'b1; #10 x_in = 1'b0; #10; //s_010 sequence = z1
54         x_in = 1'b0; #10 x_in = 1'b1; #10 x_in = 1'b1; #10; //s_011 sequence
55         x_in = 1'b1; #10 x_in = 1'b0; #10 x_in = 1'b0; #10; //s_100 sequence = z2
56         x_in = 1'b1; #10 x_in = 1'b0; #10 x_in = 1'b1; #10; //s_101 sequence
57         x_in = 1'b1; #10 x_in = 1'b1; #10 x_in = 1'b0; #10; //s_110 sequence
58         x_in = 1'b1; #10 x_in = 1'b1; #10 x_in = 1'b1; #10; //s_111 sequence
59     end
60 end
61
62 // Monitor outputs
63 initial begin
64     $display("x_in____Present_State____Next_State____z1____z1____");
65     $monitor("%b, %b, %b, %b, %b", x_in, present_state, next_state,
66 z1, z2);
67 end
68 endmodule

```