

```
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
       51
52
53
54
55
56
          //The input shift register
57
             for (k=1; k \le FIR\_order; k = k + 1)
58
                Sample_Array[k] <= 0;</pre>
59
60
          //The pipeline register
             for (k = 0; k \le FIR\_order; k = k + 1)
61
62
                PRO[k] <= 0;
          //The pipeline register
63
             for (k = 1; k \leq FIR\_order; k = k + 1)
64
                                                                            Revision: FIR Pipeline MAC
                                           Page 1 of 2
```

122

endmodule


```
PR1[k] \leftarrow 0;
 65
 66
 67
            //The pipeline register
 68
               for (k = 2; k \leftarrow FIR\_order; k = k + 1)
 69
                   PR2[k] <= 0;
 70
 71
            //The outpput register
 72
                   FIR_out_pipeline <= 0;</pre>
 73
            end
 74
 75
         else
 76
 77
         if reset is low do the following
         *********1 => move the Sample in into a cutset (Input register) to reduce idle time
 78
         ********* 2 => PR = Prev_PR + b(n) * x[n] since the first PR is the at the output of
 79
      the first adder
         ******** => add all the products to generate the output
 80
 81
 82
            begin
 83
            //The input shift register
 84
               Sample_Array[1] <= Sample_in;</pre>
 85
               for (k = 2; k \leftarrow FIR\_order; k = k + 1)
                   Sample_Array[k] <= Sample_Array[k-1];
 86
 87
            //@ input of add_0 there is no Pipeline Register
 88
 89
                //PR0[0] <= b0 * Sample_in;
                                                           //ignore the other input (c_in = 0) to
      the summation (add_0)
 90
 91
            //@ input of add_1 or output of add_0 there is PRO and b1*Sample_in[1]
            //make sure the countour line with pipeline registers is extended to rest of the
 92
      coefficients from b2...bn for data coherency
 93
                 PRO[1] \leftarrow b1 * Sample\_Array[1] + (b0 * Sample\_in);
                 PRO[2] \le b2 * Sample\_Array[2];
 94
                 PRO[3] \le b3 * Sample\_Array[3];
 95
                PR0[4] <= b4 * Sample_Array[4];
 96
                 PRO[5] \le b5 * Sample\_Array[5];
 97
 98
                 PRO[6] \le b6 * Sample\_Array[6];
 99
100
            //@ input of add_2 or output of add_1 there is PR1 and b2*Sample_in[2]
101
                 //PR2[2] <= PR0[1] + PR0[2];
102
103
            //@ input of add_3 or output of add_2 there is PR2 and b3*Sample_in[3]
104
            //make sure the countour line with pipeline registers is extended to rest of the
      coefficients from b4...bn for data coherency
105
                PR1[3] \leftarrow PR0[3] + (PR0[1] + PR0[2]);
106
                PR1[4] <= PR0[4];
107
                 PR1[5] <= PR0[5];
108
                 PR1[6] <= PR0[6]:
109
110
            //@ input of add_4 or output of add_3 there is PR3 and b4*Sample_in[4]
111
                 //PR4[4] <= PR0[4] + PR1[3];
112
113
            //@ input of add_5 or output of add_4 there is PR4 and b5*Sample_in[5]
114
            //make sure the countour line with pipeline registers is extended to rest of the
      coefficients from b6...bn for data coherency
                 PR2[5] \leftarrow PR1[5] + (PR1[4] + PR1[3]);
115
                 PR2[6] \leftarrow PR1[6];
116
117
118
            //The outpput register
119
                    FIR_out_pipeline <= PR2[6] + PR2[5];
120
            end
121
```





```
1
2
    Name Lamin Jammeh
    CLass: EE417 Summer 2024
3
    Lesson 10 HW Question 3
    Group: Ron Kalin/ Lamin Jammeh
6
    Project Description: testbench
7
    ----*/
8
9
    module FIR_Pipeline_MAC_tb ();
10
11
    //define the parameter sets for the design
    12
                                                 //maximum sample value is 63
13
    14
15
16
17
    //define the wires and registers for the test bench
18
19
    wire [word_size_out -1:0] FIR_out_pipeline;
20
21
    req
             [Sample_size -1:0]
                                   Sample_in:
22
    reg
                              clock, reset;
23
24
    //define the unit under test UUT
25
                         (FIR_out_pipeline, Sample_in, clock, reset);
    FIR_Pipeline_MAC UUT
26
27
    //instantiate the clock signal
28
    initial
29
       begin
30
          clock = 0;
                     #5 clock = ~clock;
31
          forever
32
       end
33
    //instantiate and toggle the reset signal
34
35
    initial
36
       begin
37
          reset = 1:
38
          #40 reset = 0;
39
40
41
    //aplly different input Sample and observe the outputs
42
    initial
43
       begin
44
          Sample_in = 0;
45
          #100 Sample_in = 1;
                                   //impulse response
               Sample_in = 0;
46
          #10
47
          #100 Sample_in = 10;
                                   //same input over 5 clock cycles
         #50
48
               Sample_in = 0;
49
          #100 Sample_in = 1;
50
         #10
               Sample_in = 2;
         #10
               Sample_in = 8;
51
52
          #10
               Sample_in = 2;
53
          #10
               Sample_in = 1;
54
          #10
               Sample_in = 0;
55
          #100 Sample_in = 63;
          #100 Sample_in = 0;
56
57
58
          #100;
59
          $stop;
60
       end
61
    endmodule
```

Data Flow graph (DFG)



Bitwave

