Writing the Simulation Results to a HEX file in Quartus and Questa

The simulation result data is recorded in the file at every positive edge of the clock.

```
module Counter_outputFile (clk, reset, out);
                                                                                                     width = 4;
                                                                            parameter
                                                                            input
                                                                                                     clk, reset;
                                                                            output reg [width-1:0] out;
module SimResults_outputFile_tb ();
                                                                            always @ (posedge clk)
                                                                                 begin
                          width = 4:
 parameter
                                                                                        if (reset)
                                                                                                          out <= 0;
                          clk, reset;
 reg
                                                                                      else
                                                                                                          out \leq out + 1;
         [width-1:0]
wire
                          counter;
                                                                                 end
                 // Numerical identifier for the HEX file
                                                                          endmodule
 integer
         i;
                 // index to use within the for loop
Counter_outputFile UUT (clk, reset, counter);
                     c1k = 0;
initial
          begin
           forever
           #5
                     c1k = \sim c1k; end
 initial
           begin
                     reset = 1;
           #20
                     reset = 0; end
initial
    begin
        f = $fopen("Simulation_output.hex", "w"); // open a file for writing
         $fwrite (f, "Simulation results for the counter @ every posedge of clock:\n\n");
$fwrite (f, "reset counter\n");
         for (i=0; i<14; i=i+1)
             begin
                  @(posedge clk);
                  $fwrite (f, "%h
                                         %h\n", reset, counter);
               end
         $fclose (f);
         $stop;
      end
endmodule.
```



The generated simulation file: (saved under the project file > simulation > questa > simulation_output.hex

Simulation results for the counter @ every posedge of clock: reset counter Χ а b