LABORATORY NO. 9: SIMPLE CALCULATOR (FINAL LAB)

By: Derek Hildreth

Instructor: Brother Fisher

BYU-Idaho CompE 340

July 16, 2009

I. INTRODUCTION

A. Purpose

Students will combine the sub-modules that were created in the previous lab exercises to complete the SIMPLE_CALC module. They will also use a Verilog generate statement to choose between the two versions of the COMP module. Students will develop a test bench that thoroughly verifies the structural module. They will also modify the ROM contents to hold the specific values that you will use in the verification process. Finally, they will implement the logic, targeting the Spartan-3 FPGA, and examine the contents of the report files.

The schematic for the calculator is shown in Figure 4 below. Students will write the RTL description for the top-level module SIMPLE_CALC.

B. Equipment

There is a minimal amount of equipment to be used in this lab. The few requirements are listed below:

- Xilinx ISE Navigator Software (v10.0.1)
- Spartan 3E Developer Board
- Computer capable of running the software mentioned

C. Procedure

- 1. Start the ISE Navigator.
- 2. Create a new project.
- 3. Import the .v source files for the MEM, COMP_BEH, COMP_RTL, ALU and CNTRL_FSM sub-modules
- 4. Modify the source code for the MEM module, updating the ROM contents by using the data that you recorded earlier for the ALU verification.
- 5. Write Verilog code and check syntax for the SIMPLE_CALC module.
- 6. Create generate statements that choose either the COMP_BEH or COMP_RTL sub-modules. Recall that the COMP_BEH module is written in a behavioral style intended only for simulation and that the COMP_RTL module is written in an RTL style for synthesis.
- 7. Perform a syntax check.
- 8. Create a test bench for SIMPLE_CALC and run a simulation to verify functionality.
- 9. Implement (Place & Route) the design and examine the contents of the MAP and PAR report files.

II. SCHEMATIC DIAGRAMS

This section consists of block diagrams which are useful for the laboratory procedure as well as simulation results.




FIG. 1: Overall block diagram of the calculator project showing the relationship of all of the components.



FIG. 2: RTL view for the simple calculator.




FIG. 3: Detailed RTL view for the simple calculator with all modules.




FIG. 4: Simulation results for the entire simple calculator.

III. EXPERIMENT DATA

This section will consist of the code blocks that created the counter block as seen in Figure 4.

A. Main Simple Calculator Module

This is the verilog simple calculator file called (SIMPLE_CALC.v).

This is the text fixture for the simple calculator called (SIMPLE_CALC_TB.v).

This is the pin out information for the hardware simple calculator called Full.ucf.

```
#PACE: Start of Constraints generated by PACE

#This ucf file has all the switches and LEDs that might be used in CompE 224
```

```
#Modify this file with your net names and comment out or delete the lines not needed.

#PACE: Start of PACE I/O Pin Assignments

#Main Switches
#NET "SW3" LOC = "N17" ;

*NNET "SW3" LOC = "N17" ;

*NNET "SW1" LOC = "L14" ;

*NNET "SW1" LOC = "L14" ;

*NNET "SW1" LOC = "A6" ;

*NNET "SW1" LOC = "A6" ;

*NNET "SW6" LOC = "B6" ;

*NNET "SW6" LOC = "E7" ;

*NNET "SW6" LOC = "E7" ;

*NNET "SW6" LOC = "E7" ;

*NNET "SW6" LOC = "F9" ;

*NNET "SW6" LOC = "F9" ;

*NNET "SW6" LOC = "B1" ;

*NNET "SW6" LOC = "B1" ;

*NNET "LED1" LOC = "B1" ;

*NNET "LED2" LOC = "B1" ;

*NNET "LED2" LOC = "B1" ;

*NNET "LED2" LOC = "B12" ;

*NNET "LED9" LOC = "B12" ;

*NNET "LED1" LOC = "B4" ;

*NNET "LED1" LOC = "C5" ;

#Pushbutton Switches

#PNET "TED1" LOC = "C5" ;

#Pushbutton Switches
#NNET "EBT" LOC = "N13" | PULLDOWN ; # Seat

*NPET "SBT" LOC = "K17" | PULLDOWN ; # South

*NPET "BTN.North LOC = "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C1" | PULLDOWN ; # South

*NPET "EBT" LOC = "C5" |

#Pushbutton Switches
#NPET "CLK" LOC = "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C1" | PULLDOWN ; # South

*NPET "CLK" LOC = "C1" | PULLDOWN ; # South

*NPET "CLK" LOC = "C1" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6" "D18" | PULLDOWN ;

*NPET "CLK" LOC = "C6"
```

This is the map report for the simple calculator called Map_Report.txt.

B. Individual Modules

This is alu.v.

This is $CNTRL_FSM.v.$

```
"timescale lns / lps
module CNTRLFSM(
    input RESET,
    input CLK,
    input [16:0] DATA_FRAME,
    output reg [16:13] A_IN,
    output reg [16:13] A_IN,
    output reg [16:13] B_IN,
    output reg [7:4] OP_CODE,
    output reg [7:4] OP_CODE,
    output reg [7:4] OP_CODE,
    output reg ALUEN,
    output reg ALUEN,
    output reg MEMLEN,
    output reg MEMLEN,
    output reg COMP_EN,
    output reg DEMLEN,
    output reg DEMLEN,
    output reg COMP_EN,
    output reg DEMLEN,
    input reg COMP_EN,
    output reg COMP_EN,
    output reg COMP_EN,
    output reg COMP_EN,
    input reg Comp.
    input reg
```

```
 \begin{array}{ll} \text{C-IN} &=& \text{DATA.FRAME} \left[\, 8\, \right];\\ \text{OP.CODE} &=& \text{DATA.FRAME} \left[\, 7:4\, \right];\\ \text{EXP} &=& \text{DATA.FRAME} \left[\, 3:0\, \right]; \end{array} 
       \label{eq:address} \mbox{ADDR\_I} \ = \mbox{ADDR}; \ \ // \ \ \mbox{assignment} \ \mbox{prevents} \ \mbox{latch inference} \, .
       case (CURR_STATE)
S0_INIT:
                    begin

ALU_EN = 1'b0;

MEM_EN = 1'b0;

COMP_EN = 1'b0;
             NEXT_STATE = S1_FETCH;
end
S1_FETCH:
                    begin
ALU_EN = 1'b0;
MEM_EN = 1'b1;
COMP_EN = 1'b0;
             NEXT_STATE = S2_ALU;
end
S2_ALU;
                    begin

ALU_EN = 1'b1;

MEM_EN = 1'b0;

COMP_EN = 1'b0;
             NEXT_STATE = S3_COMP;
end
S3_COMP:
                   COMP:
begin
ALU_EN = 1'b0;
MEM_EN = 1'b0;
COMP_EN = 1'b1;
             NEXT_STATE = S4_DONE;
end
S4_DONE:
                   DONE:
begin
ALU_EN = 1'b0;
MEM_EN = 1'b0;
COMP_EN = 1'b0;
                           if (ADDR_I >= 3'b101)
                                 begin
NEXT_STATE = S4_DONE;
end
                           end
else
begin
NEXT_STATE = S1_FETCH;
ADDR_I = ADDR_I + 1;
end
                    end
                    begin
                          ALU_EN = 1'b0;

MEM_EN = 1'b0;

COMP_EN = 1'b0;
                          NEXT_STATE = S0_INIT;
end endcase
endmodule
```

This is comp_beh.v.

This is comp_rtl.v.

```
'timescale 1ns / 1ps
```

This is mem.v.

This is MY_HEADER.txt.

```
'define WIDTH 17
'define ADDR 3
```

IV. DISCUSSION & CONCLUSION

The purpose of this lab was to bring together all of the modules from the previous labs together and create a simple calculator. This calculator is pre-programmed with the aritmetic and logicical operations with an expected output which the user give. The actual results are compared and if the calculator worked properly, the output is a high 1. Students now know how to design, build, test, and synthesis a circuit by using verilog HDL language.

Personally, I was happy to have worked on this final project with my partner, Tim Price. Together, we were able to quickly bring all of the modules together, hook them up, simulate, and synthesis the project to the Spartan 3E board. We had some stumbling blocks along the way, but nothing too sever. The one module which was giving us most hassle was the CNTRL FSM module. There were all sorts of strange things it was doing, and we had to modify it a bit from our original one that we did in the previous lab. One in particular that I can remember was the RST pin being set to a high asserted reset. When we changed it to be a low asserted, most everything started to work properly.

There were some questions posed in the lab handout that I would like to address here in the conclusion:

- Using the Map Report, answer the following about your design:
 - Number of registers?
 - * 20
 - Number of 4-input LUTs?
 - * 40
 - Number of I/O blocks?
 - * 3
 - Number of global clocks?

* 1

Other conclusions that I can make is that the overall experience writing in verilog was much nicer and actually a lot of fun, which is something I didn't get with Circuit Maker and Cadence OrCAD. This was just a simple calculator and it demonstrated quite a bit of verilog capability. There's still a lot to learn about verilog and it will be exciting to continue learning it to build custom circuits into FPGAs.