#### Problem 1.MC

- All instructions in a CISC/RISG / multi-core architecture (usually) have the same length.
- 9. SRAM will have higher costs to make but will generally also have higher latency lower - faster compared to DRAM and the disk. (True) False
- The output of *combinational / sequential* circuits depends exclusively on the current input.
- Virtual address to physical address translation can happen simultaneously with the cache access.





▼ True

h. Function parameters passed in memory are always stored on the stack.



- 7. A write-through cache system will (always/sometimes/never) write to both cache If never in the cach and memory.
- t. For a given cache size and block size, increasing associativity will reduce tag size. - fully associative



(h) Operating system disallows two processes from ever sharing the same physical page at any given time.

For a given cache geometry (cache size, block size, associativity), a



- physically indexed cache is likely to require smaller tags than a virtually indexed cache.
- **False**
- (k) Pipelining improves performance by reducing latency of an instruction.
- False

True


- For a given program, memory accesses to its page table tend to exhibit lower spatial locality than memory accesses to its data.
- ▼ True


True

False

(m) Tags in TLB are derived from physical page numbers.

# Problem 2. Virtual Memory






Careful with the **LEVEL** 

### Problem 3. Branch Arediction

Problem 3: Branch Prediction (F16)
Consider the following C code and corresponding LC2K assembly. Assume it is

executed on a pipelined data-path with branch speculation discussed in class.




b) How many branches are predicted correctly if we predict Always-Not-Taken?

Predict backwards taken (T), forwards not taken (N) if, conditions 100P

7/10 = 0.7

### \*If TLB miss, PT 晋加以里村 Physical address thotal



In the C code above, some branch instructions in LC2K are provided. Assume each branch is resolved before the next one.

1. How many branches are taken versus not taken? [6 - 1.5 per column]

Branch	B1	B2	В3	B4
# Taken	1	5	15	5
# Not taken	5	15	0	0

2. How many branches are correctly and incorrectly predicted using local 2-bit saturating

counter, initialized to 01 (weakly not taken)? [6 - 1.5 per column] Branch

	/ / / / / / / / / / / / / / / / / / / /	INNNI		
# Incorrectly Predicted	Ø 1	Ø 5 NNNTNNT	1	1
# Correctly Predicted	85	20° 15	14	4
Dianch	ы	DZ	ВЗ	D4

R/

## Problem 4. Multi-Level PT

3. Now consider the following changes to the system: page size is changed to 2KB, while physical and virtual memory address size and the number of entries in the top-level page table are held constant. Any changes to second- or third-level page tables should happen to both.

Answer the following questions.



- a) The number of entries in each second- and third-level page table is now 2^\_\_/8 entries [2]
- b) The number of bits necessary to represent a physical page number is now 21 bits [2] 32-11= 21



In the OLD system, accessing every element of a 1GB array would require a minimum of \_\_\_\_\_ third-level page tables. In the NEW system, it would require a minimum of \_\_\_\_\_ third-level page tables. [4]

Page size = 
$$2^{13}$$
 B

$$\frac{2^{80}}{2^{13}} = 2^{17}$$
 pages needed

Page size =  $2^{18}$  B

$$\frac{2^{30}}{2^{11}} = 2^{19}$$

Page Size = 
$$2^{13}$$
 B

Page Size =  $2^{17}$  pages neede

Page Size =  $2^{18}$  B

 $2^{30}$  =  $2^{17}$  pages neede

Say you have an LC2K program with 1000 instructions and has the following characteristics: Classic performance problem • 30% of instructions are lws • 10% are sws Program with following instruction breakdown: • 15% are adds 10% - l cycle of stall lw • 20% are nors • 25% are begs 15% SW , 3 cycles of stall 20% of the instructions are immediately followed by an instruction dependent on beq • 10% of the instructions are followed by an independent instruction and then by a 50% (add, nor) R-type 20% taken dependent instruction. Speculate "always not-taken" and squash. 80% of branches not-taken • There are no other dependencies. • You may assume that the above about data hazards is true no matter what Full forwarding to execute stage. 20% of loads stall for 1 cycle instructions are involved. What is the CPI of the program? loo × 106 cycles • 70% of branches are not taken What is the total execution time if cycle time is 100MHz? 1) Assume that we use predict-not-taken for branches, what is the runtime for the our baseline of CPI (cycles per instruction) =  $1 + 3 \cdot 0.25 \cdot 0.2 + 1 \cdot 0.1 \cdot 0.2 = 1.17$ program? (3pts) (control hazard) (data hazard) 10ns x 1.17 = 11.7ns Clock: 50 (ALLI takes the most) Problem 4: CPI of Pipelines (6 points) Say you have an LC2K program with the following characteristics: 1000 35% lw + 1000 x 0.3 x 0.2 (Stalls for IW) 20% sw  $+1000 \times 0.25 \times (1-0.7) \times 3$  (wrong branch prediction) 15% add/nor 30% beg + 4 (empty the pipeline) 25% of instructions are immediately followed by an instruction dependent on it. You may 44450 assume that it is true no matter what instructions are involved. final ns = 1289 70% of branches are not taken answer: 4 50 x1289 a) What would be the expected CPI of your program using detect-and-stall to resolve data hazards and detect-and-stall for control hazards? Assume we are using the 5-stage answer: pipeline described in class and the stalling is handled by the pipeline. Clearly show your 3) Let's assume that we know that 80 % of cache accesses are hits and 99.99 % of work. [3] 1+(0.35+0.65) x 0.25 x 2+ 0.3 x 3 = 2.15 main memory accesses are hits. If cache latency is 5 ns, main memory access latency is 200 ns, and disk latency is 10,000 ns, what is the average access time to memory? add, Iw dependent Assume that everything we want to access would be in the disk. (2pts) 5 + (1-0.8) 200 + (1-99.99) 10,000 final ns answer: b) What would be the expected CPI of your program using **detect-and-forward** to resolve 4) Assume that it remains true that 99.99 % of main memory accesses are hits, and all data hazards and predict-not-taken for control hazards? Assume we are using the the latencies stay the same as the previous question. What is the threshold for cache hit 5-stage pipeline described in class. Clearly show your work. [3] rate that implementing a cache would help reduce memory access time? Choose > or 14 0.35  $\times$  0.25  $\times$  1 + 0.3  $\times$  0.3  $\times$  3 1W dependent. miss predict. <, fill out the blank and show your calculations. (2pts)Hit rate ( > / < )5+(1-2).200+(1-99.99)10,000 < 200+(1-99.99).10000 Question 4: Pipeline Performance (6 points) V1 Consider a normal 5-stage LC2K pipeline as discussed in class with the following features: Using **detect-and-forward** to handle data hazards. Using speculate-and-squash to handle control hazards and always predict "Not Taken". Branches are resolved in the MEM stage. Data memory access (and the critical timing path in the MEM stage) is 10 ns, while the critical path in every other stage is 6 ns Assume a benchmark with the following characteristics will be run on this pipeline: add/nor: 50% 15% beq: 30% lw: 5% SW: 40% of all branches are Taken 20% of lw instructions are immediately followed by a dependent instruction. 10% of lw instructions (disjoint from the previous percentage) are followed by a dependent instruction, but have a single non-dependent instruction between the lw and the dependent instruction. What is the CPI of this pipeline when running this benchmark? 1+0.15.0.6(3) +0.3.0.2(1) = 1.33 CP

Now, the MEM stage is split into two stages. It reduces the cycle time by

Branches are resolved in the first MEM stage. Second of 4

What is the new CPI?

Show your work for credit.

splitting the data memory access latency equally between the MEM stages.

=1.42

Assuming 10 billion instructions execute, what is the total execution time for both

the original (subquestion 1 above) and modified (subquestion 2 above) pipeline?

1.42 x lobillion x bns

 $1+0.15\cdot0.6(3)+0.3\cdot0.2(2)+0.3\cdot0.1(1)$ 

(slowest)