# Old Company Name in Catalogs and Other Documents

On April 1<sup>st</sup>, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <a href="http://www.renesas.com">http://www.renesas.com</a>

April 1<sup>st</sup>, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<a href="http://www.renesas.com">http://www.renesas.com</a>)

Send any inquiries to http://www.renesas.com/inquiry.



#### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
  of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
  No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
  of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
  - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
  - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



# R8C/24 Group, R8C/25 Group SINGLE-CHIP 16-BIT CMOS MCU

REJ03B0117-0300 Rev.3.00 Feb 29, 2008

### 1. Overview

These MCUs are fabricated using a high-performance silicon gate CMOS process, embedding the R8C/Tiny Series CPU core, and are packaged in a 52-pin molded-plastic LQFP or a 64-pin molded-plastic FLGA. It implements sophisticated instructions for a high level of instruction efficiency. With 1 Mbyte of address space, they are capable of executing instructions at high speed.

Furthermore, the R8C/25 Group has on-chip data flash (1 KB x 2 blocks).

The difference between the R8C/24 Group and R8C/25 Group is only the presence or absence of data flash. Their peripheral functions are the same.

### 1.1 Applications

Electronic household appliances, office equipment, audio equipment, consumer products, etc.



Page 1 of 51

#### 1.2 **Performance Overview**

Table 1.1 outlines the Functions and Specifications for R8C/24 Group and Table 1.2 outlines the Functions and Specifications for R8C/25 Group.

Functions and Specifications for R8C/24 Group Table 1.1

	Itom	<u> </u>	Specification	
CPU	Item	fundamental	89 instructions	
CPU	instructions		69 Instructions	
	Minimum ins time	struction execution	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V) 100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V) 200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V)	
	Operating i	mode	Single-chip	
	Address space		1 Mbyte	
	Memory ca	pacity	Refer to Table 1.3 Product Information for R8C/24 Group	
Peripheral	Ports	· · · ·	I/O ports: 41 pins, Input port: 3 pins	
Functions	LED drive	ports	I/O ports: 8 pins	
	Timers		Timer RA: 8 bits x 1 channel Timer RB: 8 bits x 1 channel (Each timer equipped with 8-bit prescaler) Timer RD: 16 bits x 2 channels (Input capture and output compare circuits) Timer RE: With real-time clock and compare match function	
	Serial interfaces		2 channels (UART0, UART1) Clock synchronous serial I/O, UART	
	Clock synchronous serial interface  LIN module		1 channel I <sup>2</sup> C bus Interface <sup>(1)</sup> Clock synchronous serial I/O with chip select	
			Hardware LIN: 1 channel (timer RA, UART0)	
	A/D conver	ter	10-bit A/D converter: 1 circuit, 12 channels	
	Watchdog timer		15 bits x 1 channel (with prescaler) Reset start selectable	
	Interrupts		Internal: 11 sources, External: 5 sources, Software: 4 sources, Priority levels: 7 levels	
	Clock	Clock generation circuits	3 circuits     • XIN clock generation circuit (with on-chip feedback resistor)     • On-chip oscillator (high speed, low speed)     High-speed on-chip oscillator has a frequency adjustment function     • XCIN clock generation circuit (32 kHz)	
			Real-time clock (timer RE)	
		top detection function	XIN clock oscillation stop detection function	
		tection circuit	On-chip	
		eset circuit	On-chip	
Electrical Characteristics	Supply volt	age	VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz) VCC = 2.7 to 5.5 V (f(XIN) = 10 MHz) VCC = 2.2 to 5.5 V (f(XIN) = 5 MHz)	
	Current consumption		Typ. 10 mA (VCC = 5.0 V, $f(XIN)$ = 20 MHz) Typ. 6 mA (VCC = 3.0 V, $f(XIN)$ = 10 MHz) Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode ( $f(XCIN)$ = 32 kHz) Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)	
Flash Memory		g and erasure voltage	VCC = 2.7 to 5.5 V	
		and erasure endurance	100 times	
Operating Amb	ient Tempera	ature	-20 to 85°C (N version)	
			-40 to 85°C (D version) <sup>(2)</sup>	
			-20 to 105°C (Y version)(3)	
Package			52-pin molded-plastic LQFP	
			64-pin molded-plastic FLGA	

- I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
   Specify the D version if D version functions are to be used.
   Please contact Renesas Technology sales offices for the Y version.



Functions and Specifications for R8C/25 Group Table 1.2

	Item	<u> </u>	Specification
CPU		fundamental	89 instructions
	instructions		oo mondono
		struction execution	50 ns (f(XIN) = 20 MHz, VCC = 3.0 to 5.5 V)
	time		100 ns (f(XIN) = 10 MHz, VCC = 2.7 to 5.5 V)
			200 ns (f(XIN) = 5 MHz, VCC = 2.2 to 5.5 V)
	Operating r	mode	Single-chip
	Address sp		1 Mbyte
	Memory ca		Refer to Table 1.4 Product Information for R8C/25 Group
Peripheral	Ports	1 7	I/O ports: 41 pins, Input port: 3 pins
Functions	LED drive p	oorts	I/O ports: 8 pins
	Timers		Timer RA: 8 bits × 1 channel
			Timer RB: 8 bits x 1 channel
			(Each timer equipped with 8-bit prescaler)
			Timer RD: 16 bits x 2 channels
			(Input capture and output compare circuits)
			Timer RE: With real-time clock and compare match function
	Serial interf	face	2 channels (UART0, UART1)
			Clock synchronous serial I/O, UART
		hronous serial	1 channel
	interface		I <sup>2</sup> C bus Interface <sup>(1)</sup>
			Clock synchronous serial I/O with chip select
	LIN module	•	Hardware LIN: 1 channel (timer RA, UART0)
	A/D conver	ter	10-bit A/D converter: 1 circuit, 12 channels
	Watchdog timer		15 bits x 1 channel (with prescaler)
	Interrupts		Reset start selectable
			Internal: 11 sources, External: 5 sources, Software: 4
			sources, Priority levels: 7 levels
	Clock	Clock generation	3 circuits
		circuits	XIN clock generation circuit (with on-chip feedback
			resistor)
			On-chip oscillator (high speed, low speed)
			High-speed on-chip oscillator has a frequency adjustment function
			XCIN clock generation circuit (32 kHz)
			Real-time clock (timer RE)
	Oscillation s	top detection function	, ,
		ection circuit	On-chip
	Power-on r		On-chip
Electrical	Supply volt		VCC = 3.0 to 5.5 V (f(XIN) = 20 MHz)
Characteristics	Cupply voit	age	VCC = 2.7  to  5.5  V  (f(XIN) = 10  MHz)
Characteristics			VCC = 2.2  to  5.5  V  (f(XIN) = 5  MHz)
	Current cor	nsumption	Typ. 10 mA (VCC = 5.0 V, f(XIN) = 20 MHz)
		iodinpuon	Typ. 6 mA (VCC = 3.0 V, f(XIN) = 10 MHz)
			Typ. 2.0 $\mu$ A (VCC = 3.0 V, wait mode (f(XCIN) = 32 kHz)
			Typ. 0.7 $\mu$ A (VCC = 3.0 V, stop mode)
Flash memory	Programmin	g and erasure voltage	VCC = 2.7 to 5.5 V
ĺ	Programmi	ng and erasure	1,0000 times (data flash)
	endurance		1,000 times (program ROM)
Operating Ambi	ent Tempera	ature	-20 to 85°C (N version)
	•		-40 to 85°C (D version)(2)
			-20 to 105°C (Y version)(3)
Package			52-pin molded-plastic LQFP
			64-pin molded-plastic FLGA
<u> </u>			

- I<sup>2</sup>C bus is a trademark of Koninklijke Philips Electronics N. V.
   Specify the D version if D version functions are to be used.
   Please contact Renesas Technology sales offices for the Y version.



### 1.3 Block Diagram

Figure 1.1 shows a Block Diagram.




Figure 1.1 Block Diagram

#### 1.4 **Product Information**

Table 1.3 lists the Product Information for R8C/24 Group and Table 1.4 lists the Product Information for R8C/25 Group.

Table 1.3 **Product Information for R8C/24 Group** 

Current of Feb. 2008

Type No.	ROM Capacity	RAM Capacity	Package Type	Remarks
R5F21244SNFP	16 Kbytes	1 Kbyte	PLQP0052JA-A	N version
R5F21245SNFP	24 Kbytes	2 Kbytes	PLQP0052JA-A	Blank product
R5F21246SNFP	32 Kbytes	2 Kbytes	PLQP0052JA-A	
R5F21247SNFP	48 Kbytes	2.5 Kbytes	PLQP0052JA-A	
R5F21248SNFP	64 Kbytes	3 Kbytes	PLQP0052JA-A	
R5F21244SNLG	16 Kbytes	1 Kbyte	PTLG0064JA-A	
R5F21246SNLG	32 Kbytes	2 Kbytes	PTLG0064JA-A	
R5F21244SDFP	16 Kbytes	1 Kbyte	PLQP0052JA-A	D version
R5F21245SDFP	24 Kbytes	2 Kbytes	PLQP0052JA-A	Blank product
R5F21246SDFP	32 Kbytes	2 Kbytes	PLQP0052JA-A	
R5F21247SDFP	48 Kbytes	2.5 Kbytes	PLQP0052JA-A	
R5F21248SDFP	64 Kbytes	3 Kbytes	PLQP0052JA-A	
R5F21244SNXXXFP	16 Kbytes	1 Kbyte	PLQP0052JA-A	N version
R5F21245SNXXXFP	24 Kbytes	2 Kbytes	PLQP0052JA-A	Factory
R5F21246SNXXXFP	32 Kbytes	2 Kbytes	PLQP0052JA-A	programming
R5F21247SNXXXFP	48 Kbytes	2.5 Kbytes	PLQP0052JA-A	product <sup>(1)</sup>
R5F21248SNXXXFP	64 Kbytes	3 Kbytes	PLQP0052JA-A	-
R5F21244SNXXXLG	16 Kbytes	1 Kbyte	PTLG0064JA-A	
R5F21246SNXXXLG	32 Kbytes	2 Kbytes	PTLG0064JA-A	-
R5F21244SDXXXFP	16 Kbytes	1 Kbyte	PLQP0052JA-A	D version
R5F21245SDXXXFP	24 Kbytes	2 Kbytes	PLQP0052JA-A	Factory
R5F21246SDXXXFP	32 Kbytes	2 Kbytes	PLQP0052JA-A	programming
R5F21247SDXXXFP	48 Kbytes	2.5 Kbytes	PLQP0052JA-A	product <sup>(1)</sup>
R5F21248SDXXXFP	64 Kbytes	3 Kbytes	PLQP0052JA-A	

#### NOTE:

1. The user ROM is programmed before shipment.




Figure 1.2 Type Number, Memory Size, and Package of R8C/24 Group

Table 1.4 **Product Information for R8C/25 Group** 

Current of Feb. 2008

Type No	ROM C	apacity	RAM	Package Type	Remarks
Type No.	Program ROM	Data flash	Capacity	Package Type	Remarks
R5F21254SNFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0052JA-A	N version
R5F21255SNFP	24 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	Blank product
R5F21256SNFP	32 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	
R5F21257SNFP	48 Kbytes	1 Kbyte x 2	2.5 Kbytes	PLQP0052JA-A	
R5F21258SNFP	64 Kbytes	1 Kbyte x 2	3 Kbytes	PLQP0052JA-A	
R5F21254SNLG	16 Kbytes	1 Kbyte x 2	1 Kbyte	PTLG0064JA-A	
R5F21256SNLG	32 Kbytes	1 Kbyte x 2	2 Kbytes	PTLG0064JA-A	
R5F21254SDFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0052JA-A	D version
R5F21255SDFP	24 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	Blank product
R5F21256SDFP	32 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	
R5F21257SDFP	48 Kbytes	1 Kbyte x 2	2.5 Kbytes	PLQP0052JA-A	
R5F21258SDFP	64 Kbytes	1 Kbyte x 2	3 Kbytes	PLQP0052JA-A	
R5F21254SNXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0052JA-A	N version
R5F21255SNXXXFP	24 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	Factory
R5F21256SNXXXFP	32 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	programming
R5F21257SNXXXFP	48 Kbytes	1 Kbyte x 2	2.5 Kbytes	PLQP0052JA-A	product <sup>(1)</sup>
R5F21258SNXXXFP	64 Kbytes	1 Kbyte x 2	3 Kbytes	PLQP0052JA-A	
R5F21254SNXXXLG	16 Kbytes	1 Kbyte x 2	1 Kbyte	PTLG0064JA-A	
R5F21256SNXXXLG	32 Kbytes	1 Kbyte x 2	2 Kbytes	PTLG0064JA-A	
R5F21254SDXXXFP	16 Kbytes	1 Kbyte x 2	1 Kbyte	PLQP0052JA-A	D version
R5F21255SDXXXFP	24 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	Factory
R5F21256SDXXXFP	32 Kbytes	1 Kbyte x 2	2 Kbytes	PLQP0052JA-A	programming
R5F21257SDXXXFP	48 Kbytes	1 Kbyte x 2	2.5 Kbytes	PLQP0052JA-A	product <sup>(1)</sup>
R5F21258SDXXXFP	64 Kbytes	1 Kbyte x 2	3 Kbytes	PLQP0052JA-A	

<sup>1.</sup> The user ROM is programmed before shipment.




Figure 1.3 Type Number, Memory Size, and Package of R8C/25 Group

### 1.5 Pin Assignments

Figure 1.4 shows PLQP0052JA-A Package Pin Assignments (Top View). Figure 1.5 shows PTLG0064JA-A Package Pin Assignments.




Figure 1.4 PLQP0052JA-A Package Pin Assignments (Top View)




Figure 1.5 PTLG0064JA-A Package Pin Assignments

### 1.6 Pin Functions

Table 1.5 lists Pin Functions.

Table 1.5 Pin Functions

Туре	Symbol	I/O Type	Description
Power supply input	VCC, VSS	I	Apply 2.2 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power	AVCC, AVSS	I	Power supply for the A/D converter.
supply input			Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O.  Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	0	the XIN and XOUT pins. To use an external clock, input it to the XIN pin and leave the XOUT pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins. To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INT0 to INT3	I	INT interrupt input pins. INT0 is timer RD input pin. INT1 is timer RA input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RD	TRDIOA0, TRDIOA1, TRDIOB0, TRDIOB1, TRDIOC0, TRDIOC1, TRDIOD0, TRDIOD1	I/O	Timer RD I/O ports
	TRDCLK	I	External clock input pin
Timer RE	TREO	0	Divided clock output pin
Serial interface	CLK0, CLK1	I/O	Transfer clock I/O pin
	RXD0, RXD1	I	Serial data input pins
	TXD0, TXD1	0	Serial data output pins
I <sup>2</sup> C bus interface	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
Clock synchronous	SSI	I/O	Data I/O pin
serial I/O with chip	SCS	I/O	Chip-select signal I/O pin
select	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN0 to AN11	I	Analog input pins to A/D converter
I/O port	P0_0 to P0_7, P1_0 to P1_7, P2_0 to P2_7, P3_0, P3_1, P3_3 to P3_5, P3_7, P4_3 to P4_5, P6_0 to P6_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  P2_0 to P2_7 also function as LED drive ports.
Input port	P4_2, P4_6, P4_7	I	Input-only ports

I: Input

O: Output

I/O: Input and output



Table 1.6 **Pin Name Information by Pin Number** 

				I/O Pin Fund	ctions for of	Peripheral Modu	les	
Pin Number	Control Pin	Port	Interrupt	Timer	Serial Interface	Clock Synchronous Serial I/O with Chip Select	I <sup>2</sup> C bus Interface	A/D Converte
2		P3_5				SSCK	SCL	
3		P3_3				SSI	JUL	
4		P3_4						
5	MODE	F3_ <del>4</del>				SCS	SDA	
6	XCIN	D4 2						
7	XCOUT	P4_3 P4_4						
8		F4_4						
9	RESET XOUT	P4_7						
10	VSS/AVSS	F4_/						
11	XIN	P4_6						
12	VCC/AVCC	F4_0						
13	VCC/AVCC	P2_7		TRDIOD1				
14		P2_7 P2_6		TRDIOC1				
15		P2_5		TRDIOC1				
16		P2_3 P2_4		TRDIOA1				
17		P2_3		TRDIOD0				
18		P2_2		TRDIOC0				
19		P2_1		TRDIOB0				
20		P2_0		TRDIOA0/TRDCLK				
21		P1_7	INT1	TRAIO				
22		P1_6	IINII	110.00	CLK0			
23		P1_5	(IN IT 4) (4)	(TRAIO) <sup>(1)</sup>	RXD0			
24		P1_4	(INT1) <sup>(1)</sup>	(TRAIO)(1)	TXD0			
25		P1_3	1/10		TADO			AN11
27		P4_5	KI3	INITO				ANTI
28		P6_6	INTO	ĪNT0	TXD1			
29		P6_7	INT2		RXD1			
30			INT3		אאו			AN10
		P1_2	KI2					
31		P1_1	KI1					AN9
32		P1_0	KI0	TDDO				AN8
33		P3_1		TRBO				
34 35		P3_0 P6_5		TRAO	CLK1			
36		P6_3 P6_4			CLKI			
37		P6_4 P6_3						
38		P0_3 P0_7						AN0
41		P0_7 P0_6						AN0 AN1
42		P0_6 P0_5						AN1 AN2
43		P0_3 P0_4						AN3
44	VREF	P4_2						7.1110
45	VIXEI	P6_0		TREO				
46		P6_2		INLO				
47		P6_1						
48		P0_3						AN4
49		P0_2						AN5
50		P0_1						AN6
51		P0_0						AN7
52		P3_7				SSO		

1. Can be assigned to the pin in parentheses by a program.

## 2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.




Figure 2.1 CPU Registers

### 2.1 Data Registers (R0, R1, R2, and R3)

R0 is a 16-bit register for transfer, arithmetic, and logic operations. The same applies to R1 to R3. R0 can be split into high-order bits (R0H) and low-order bits (R0L) to be used separately as 8-bit data registers. R1H and R1L are analogous to R0H and R0L. R2 can be combined with R0 and used as a 32-bit data register (R2R0). R3R1 is analogous to R2R0.

### 2.2 Address Registers (A0 and A1)

A0 is a 16-bit register for address register indirect addressing and address register relative addressing. It is also used for transfer, arithmetic, and logic operations. A1 is analogous to A0. A1 can be combined with A0 and as a 32-bit address register (A1A0).

### 2.3 Frame Base Register (FB)

FB is a 16-bit register for FB relative addressing.

### 2.4 Interrupt Table Register (INTB)

INTB is a 20-bit register that indicates the start address of an interrupt vector table.

#### 2.5 Program Counter (PC)

PC is 20 bits wide and indicates the address of the next instruction to be executed.

#### 2.6 User Stack Pointer (USP) and Interrupt Stack Pointer (ISP)

The stack pointers (SP), USP, and ISP, are each 16 bits wide. The U flag of FLG is used to switch between USP and ISP.

### 2.7 Static Base Register (SB)

SB is a 16-bit register for SB relative addressing.

#### 2.8 Flag Register (FLG)

FLG is an 11-bit register indicating the CPU state.

### 2.8.1 Carry Flag (C)

The C flag retains carry, borrow, or shift-out bits that have been generated by the arithmetic and logic unit.

#### 2.8.2 Debug Flag (D)

The D flag is for debugging only. Set it to 0.

#### 2.8.3 **Zero Flag (Z)**

The Z flag is set to 1 when an arithmetic operation results in 0; otherwise to 0.

### 2.8.4 **Sign Flag (S)**

The S flag is set to 1 when an arithmetic operation results in a negative value; otherwise to 0.

#### 2.8.5 Register Bank Select Flag (B)

Register bank 0 is selected when the B flag is 0. Register bank 1 is selected when this flag is set to 1.

#### 2.8.6 Overflow Flag (O)

The O flag is set to 1 when an operation results in an overflow; otherwise to 0.



### 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupt are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

### 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

### 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

#### 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



### 3. Memory

#### 3.1 R8C/24 Group


Figure 3.1 is a Memory Map of R8C/24 Group. The R8C/24 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.

The internal ROM is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal RAM is allocated higher addresses, beginning with address 00400h. For example, a 2-Kbyte internal RAM area is allocated addresses 00400h to 00BFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



<sup>1.</sup> The blank regions are reserved. Do not access locations in these regions.

Dord Month on		Internal ROM		Inte	ernal RAM
Part Number	Size	Address 0YYYYh	Address 1ZZZZh	Size	Address 0XXXXh
R5F21244SNFP, R5F21244SNXXXFP, R5F21244SDFP, R5F21244SDXXXFP, R5F21244SNLG, R5F21244SNXXXLG	16 Kbytes	0C000h	-	1 Kbyte	007FFh
R5F21245SNFP, R5F21245SNXXXFP, R5F21245SDFP, R5F21245SDXXXFP	24 Kbytes	0A000h	_	2 Kbytes	00BFFh
R5F21246SNFP, R5F21246SNXXXFP, R5F21246SDFP, R5F21246SDXXXFP, R5F21246SNLG, R5F21246SNXXXLG	32 Kbytes	08000h	_	2 Kbytes	00BFFh
R5F21247SNFP, R5F21247SNXXXFP, R5F21247SDFP, R5F21247SDXXXFP	48 Kbytes	04000h	_	2.5 Kbytes	00DFFh
R5F21248SNFP, R5F21248SNXXXFP, R5F21248SDFP, R5F21248SDXXXFP	64 Kbytes	04000h	13FFFh	3 Kbytes	00FFFh

Figure 3.1 Memory Map of R8C/24 Group

#### 3.2 R8C/25 Group

Figure 3.2 is a Memory Map of R8C/25 Group. The R8C/25 group has 1 Mbyte of address space from addresses 00000h to FFFFFh.


The internal ROM (program ROM) is allocated lower addresses, beginning with address 0FFFFh. For example, a 48-Kbyte internal ROM area is allocated addresses 04000h to 0FFFFh.

The fixed interrupt vector table is allocated addresses 0FFDCh to 0FFFFh. They store the starting address of each interrupt routine.

The internal ROM (data flash) is allocated addresses 02400h to 02BFFh.

The internal RAM area is allocated higher addresses, beginning with address 00400h. For example, a 2-Kbyte internal RAM is allocated addresses 00400h to 00BFFh. The internal RAM is used not only for storing data but also for calling subroutines and as stacks when interrupt requests are acknowledged.

Special function registers (SFRs) are allocated addresses 00000h to 002FFh. The peripheral function control registers are allocated here. All addresses within the SFR, which have nothing allocated are reserved for future use and cannot be accessed by users.



NOTES:

- 1. Data flash block A (1 Kbyte) and B (1 Kbyte) are shown.
- 2. The blank regions are reserved. Do not access locations in these regions.

5		Internal ROM		Inte	ernal RAM
Part Number	Size	Address 0YYYYh	Address 1ZZZZh	Size	Address 0XXXXh
R5F21254SNFP, R5F21254SNXXXFP, R5F21254SDFP, R5F21254SDXXXFP, R5F21254SNLG, R5F21254SNXXXLG	16 Kbytes	0C000h	-	1 Kbyte	007FFh
R5F21255SNFP, R5F21255SNXXXFP, R5F21255SDFP, R5F21255SDXXXFP	24 Kbytes	0A000h	-	2 Kbytes	00BFFh
R5F21256SNFP, R5F21256SNXXXFP, R5F21256SDFP, R5F21256SDXXXFP, R5F21256SNLG, R5F21256SNXXXLG	32 Kbytes	08000h	-	2 Kbytes	00BFFh
R5F21257SNFP, R5F21257SNXXXFP, R5F21257SDFP, R5F21257SDXXXFP	48 Kbytes	04000h	-	2.5 Kbytes	00DFFh
R5F21258SNFP, R5F21258SNXXXFP, R5F21258SDFP, R5F21258SDXXXFP	64 Kbytes	04000h	13FFFh	3 Kbytes	00FFFh

Figure 3.2 Memory Map of R8C/25 Group

#### **Special Function Registers (SFRs)** 4.

An SFR (special function register) is a control register for a peripheral function. Tables 4.1 to 4.7 list the special function registers.

Table 4.1 SFR Information (1)<sup>(1)</sup>

Address	Register	Symbol	After reset
0000h	Negistei	Symbol	Aiter reset
0000h			
0001h			
0003h		2110	
0004h	Processor Mode Register 0	PM0	00h
0005h	Processor Mode Register 1	PM1	00h
0006h	System Clock Control Register 0	CM0	01101000b
0007h	System Clock Control Register 1	CM1	00100000b
0008h			
0009h			
000Ah	Protect Register	PRCR	00h
000Bh			
000Ch	Oscillation Stop Detection Register	OCD	00000100b
000Dh	Watchdog Timer Reset Register	WDTR	XXh
000Eh	Watchdog Timer Start Register	WDTS	XXh
000Fh	Watchdog Timer Control Register	WDC	00X11111b
0010h	Address Match Interrupt Register 0	RMAD0	00h
0011h			00h
0012h			00h
0012h	Address Match Interrupt Enable Register	AIER	00h
0013h	Address Match Interrupt Register 1	RMAD1	00h
0014H	Addicas materialiticitapi negister i	IVINIUD I	00h
0015h			00h
0016h 0017h			OUII
0018h			
0019h			
001Ah			
001Bh			
001Ch	Count Source Protection Mode Register	CSPR	00h 10000000b <sup>(6)</sup>
001Dh			
001Eh			
001Fh			
0020h			
0021h			
0022h			+
0022h	High-Speed On-Chip Oscillator Control Register 0	FRA0	00h
0023h	High-Speed On-Chip Oscillator Control Register 1	FRA1	When shipping
0024H	High-Speed On-Chip Oscillator Control Register 2	FRA2	00h
0025h	High-Speed On-Chip Oscillator Control Register 2	FRAZ	OON
0027h		00005	
0028h	Clock Prescaler Reset Flag	CPSRF	00h
0029h	High-Speed On-Chip Oscillator Control Register 4	FRA4	When shipping
002Ah			
002Bh	High-Speed On-Chip Oscillator Control Register 6	FRA6	When shipping
002Ch	High-Speed On-Chip Oscillator Control Register 7	FRA7	When shipping
0030h			
0031h	Voltage Detection Register 1 <sup>(2)</sup>	VCA1	00001000b
0032h	Voltage Detection Register 2 <sup>(2)</sup>	VCA2	00h <sup>(3)</sup> 00100000b <sup>(4)</sup>
0033h			3010000b(-)
0033h			
0035h		1/1/4/0	000040001
0036h	Voltage Monitor 1 Circuit Control Register <sup>(5)</sup>	VW1C	00001000b
0037h	Voltage Monitor 2 Circuit Control Register <sup>(5)</sup>	VW2C	00h
0038h	Voltage Monitor 0 Circuit Control Register <sup>(2)</sup>	VW0C	0000X000b <sup>(3)</sup> 0100X001b <sup>(4)</sup>
0039h			3100/(0015/17
0039H		+	
		'	, 
003Eh			
003Fh		1	

#### X: Undefined

- The blank regions are reserved. Do not access locations in these regions.
- Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect this register. The LVD0ON bit in the OFS register is set to 1 and hardware reset. Power-on reset, voltage monitor 0 reset or the LVD0ON bit in the OFS register is set to 0, and hardware reset.

- Software reset, watchdog timer reset, and voltage monitor 1 reset or voltage monitor 2 reset do not affect b2 and b3. The CSPROINI bit in the OFS register is set to 0.



SFR Information (2)<sup>(1)</sup> Table 4.2

A ddraga	Domintor	Cumhal	After react
Address	Register	Symbol	After reset
0040h			
0041h			
0042h			
0043h			
0044h			
0045h			
0046h			
0047h			
0048h	Timer RD0 Interrupt Control Register	TRD0IC	XXXXX000b
0049h	Timer RD1 Interrupt Control Register	TRD1IC	XXXXX000b
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh			
004Ch			
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU/IIC Interrupt Control Register <sup>(2)</sup>	SSUIC / IICIC	XXXXX000b
0050h	- Cooping minimage control regions.		
0050h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0051h	UARTO Receive Interrupt Control Register	SORIC	XXXXX000b
0052h	UART1 Transmit Interrupt Control Register	S1TIC	XXXXX000b
0053h 0054h	UART1 Transmit Interrupt Control Register  UART1 Receive Interrupt Control Register	STRIC	XXXXX000b XXXXXX000b
0055h	INT2 Interrupt Control Register	INT2IC	XX00X000b
0056h	Timer RA Interrupt Control Register	TRAIC	XXXXX000b
0057h			
0058h	Timer RB Interrupt Control Register	TRBIC	XXXXX000b
0059h	INT1 Interrupt Control Register	INT1IC	XX00X000b
005Ah	INT3 Interrupt Control Register	INT3IC	XX00X000b
005Bh			
005Ch			
005Dh	INT0 Interrupt Control Register	INT0IC	XX00X000b
005Eh	-		
005Fh			
0060h			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h			
0072h			
0073h			1
0074H			
0075h			+
0076h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh		<u> </u>	
007Dh 007Eh			

- X: Undefined
  NOTES:

  1. The blank regions are reserved. Do not access locations in these regions.
  2. Selected by the IICSEL bit in the PMR register.

SFR Information (3)<sup>(1)</sup> Table 4.3

Address	Register	Symbol	After reset
0080h	. rogisto.	6,	7
0081h			
0082h			
0083h			
0084h			
0085h			
0086h			
0087h			
0087H			
0089h			
0089h			
008Bh			
008Ch			<u> </u>
008Dh			<u> </u>
008Eh			
008En			
008Fn 0090h			
0091h			
0092h			
0093h			
0094h			
0095h			
0096h			
0097h			
0098h			
0099h			
009Ah			
009Bh			
009Ch			
009Dh			
009Eh			
009Fh			
00A0h	UART0 Transmit/Receive Mode Register	U0MR	00h
00A1h	UART0 Bit Rate Register	U0BRG	XXh
00A2h	UART0 Transmit Buffer Register	U0TB	XXh
00A3h			XXh
00A4h	UART0 Transmit/Receive Control Register 0	U0C0	00001000b
00A5h	UART0 Transmit/Receive Control Register 1	U0C1	00000010b
00A6h	UART0 Receive Buffer Register	U0RB	XXh
00A7h			XXh
00A8h	UART1 Transmit/Receive Mode Register	U1MR	00h
00A9h	UART1 Bit Rate Register	U1BRG	XXh
00AAh	UART1 Transmit Buffer Register	U1TB	XXh
00ABh	, and the second		XXh
00ACh	UART1 Transmit/Receive Control Register 0	U1C0	00001000b
00ADh	UART1 Transmit/Receive Control Register 1	U1C1	00000010b
00AEh	UART1 Receive Buffer Register	U1RB	XXh
00AFh	1		XXh
00B0h		1	
00B1h			
00B2h			
00B3h			
00B4h			
00B5h			
00B6h			
00B7h			
00B8h	SS Control Register H / IIC bus Control Register 1 <sup>(2)</sup>	SSCRH / ICCR1	00h
00B9h	SS Control Register L / IIC bus Control Register 12(2)	SSCRL / ICCR2	01111101b
00B9H		SSMR / ICMR	00011000b
	SS Mode Register / IIC bus Mode Register(2)		
00BBh	SS Enable Register / IIC bus Interrupt Enable Register <sup>(2)</sup>	SSER / ICIER	00h
00BCh	SS Status Register / IIC bus Status Register <sup>(2)</sup>	SSSR / ICSR	00h / 0000X000b
00BDh	SS Mode Register 2 / Slave Address Register <sup>(2)</sup>	SSMR2 / SAR	00h
00BEh	SS Transmit Data Register / IIC bus Transmit Data Register <sup>(2)</sup>	SSTDR / ICDRT	FFh
00BFh	SS Receive Data Register / IIC bus Receive Data Register <sup>(2)</sup>	SSRDR / ICDRR	FFh
	TELEVISION TO BUSINESS POR CONTROL OF THE PROPERTY OF THE PROP	1	1

- X: Undefined
  NOTES:

  1. The blank regions are reserved. Do not access locations in these regions.
  2. Selected by the IICSEL bit in the PMR register.

SFR Information (4)<sup>(1)</sup> Table 4.4

Address	Register	Symbol	After reset
00C0h	A/D Register	AD	XXh
00C1h			XXh
00C2h			
00C3h			
00C4h			
00C5h			
00C6h			
00C7h			
00C8h			
00C9h			
00CAh			
00CBh			
00CCh			
00CDh			
00CEh			
00CEII			
00D0h			
00D1h			
00D2h			
00D3h			
00D4h	A/D Control Register 2	ADCON2	00h
00D5h			
00D6h	A/D Control Register 0	ADCON0	00h
00D7h	A/D Control Register 1	ADCON1	00h
00D8h			
00D9h			
00DAh			
00DBh			
00DCh			
00DDh			
00DEh			
00DFh			
00E0h	Port P0 Register	P0	XXh
00E1h	Port P1 Register	P1	XXh
00E1h	Port P0 Direction Register	PD0	00h
00E3h	Port P1 Direction Register	PD1	00h
	Port P1 Direction Register		
00E4h	Port P2 Register	P2	XXh
00E5h	Port P3 Register	P3	XXh
00E6h	Port P2 Direction Register	PD2	00h
00E7h	Port P3 Direction Register	PD3	00h
00E8h	Port P4 Register	P4	XXh
00E9h			
00EAh	Port P4 Direction Register	PD4	00h
00EBh			
00ECh	Port P6 Register	P6	XXh
00EDh			
00EEh	Port P6 Direction Register	PD6	00h
00EFh	Ĭ		
00F0h			
00F1h		<del></del>	
00F2h			
00F3h		<del></del>	<del></del>
00F4h	Port P2 Drive Capacity Control Register	P2DRR	00h
00F5h	UART1 Function Select Register	U1SR	XXh
00F6h	O/ II T T UNDUOTI OCIOOL PLOGISTEI	0101	77711
00F7h			
	Port Made Degister	DMD	004
00F8h	Port Mode Register	PMR	00h
00F9h	External Input Enable Register	INTEN	00h
00FAh	INT Input Filter Select Register	INTF	00h
00FBh	Key Input Enable Register	KIEN	00h
00FCh	Pull-Up Control Register 0	PUR0	00h
00FDh	Pull-Up Control Register 1	PUR1	XX00XX00b
00FEh			
00FFh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (5)<sup>(1)</sup> Table 4.5

abic 4.0	or it information (b).		
Address	Register	Symbol	After reset
0100h	Timer RA Control Register	TRACR	00h
0101h	Timer RA I/O Control Register	TRAIOC	00h
0102h	Timer RA Mode Register	TRAMR	00h
0103h	Timer RA Prescaler Register	TRAPRE	FFh
0104h	Timer RA Register	TRA	FFh
0105h			
0106h	LIN Control Register	LINCR	00h
0107h	LIN Status Register	LINST	00h
0108h	Timer RB Control Register	TRBCR	00h
0109h	Timer RB One-Shot Control Register	TRBOCR	00h
010Ah	Timer RB I/O Control Register	TRBIOC	00h
010An	Timer RB Mode Register	TRBMR	00h
	Timer RB Prescaler Register	TRBPRE	FFh
010Ch			
010Dh	Timer RB Secondary Register	TRBSC	FFh
010Eh	Timer RB Primary Register	TRBPR	FFh
010Fh			
0110h			
0111h			
0112h			
0113h			
0114h			
0115h			
0116h			
0117h			
011711 0118h	Timer RE Second Data Register / Counter Data Register	TRESEC	00h
0119h	Timer RE Minute Data Register / Compare Data Register	TREMIN	00h
011Ah	Timer RE Hour Data Register	TREHR	00h
011Bh	Timer RE Day of Week Data Register	TREWK	00h
011Ch	Timer RE Control Register 1	TRECR1	00h
011Dh	Timer RE Control Register 2	TRECR2	00h
011Eh	Timer RE Count Source Select Register	TRECSR	00001000b
011Fh			
0120h			
0121h			
0122h			
0123h			
0124h			
0125h			
0126h			
0120h			
0128h			
0129h			
012Ah			
012Bh			
012Ch			
012Dh			
012Eh			
012Fh			
0130h			
0131h			
0131h			
0132h			
0133h			
0135h			
0136h	T DD Ct + D - t +	TDDOTO	1444400
0137h	Timer RD Start Register	TRDSTR	11111100b
0138h	Timer RD Mode Register	TRDMR	00001110b
0139h	Timer RD PWM Mode Register	TRDPMR	10001000b
013Ah	Timer RD Function Control Register	TRDFCR	10000000b
013Bh	Timer RD Output Master Enable Register 1	TRDOER1	FFh
013Ch	Timer RD Output Master Enable Register 2	TRDOER2	01111111b
013Dh	Timer RD Output Control Register	TRDOCR	00h
	,		
013Eh	Timer RD Digital Filter Function Select Register 0	TRDDF0	00h

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (6)<sup>(1)</sup> Table 4.6

Timer RD Control Register A	A dalacco	Dominton	Cumhal	After recet
0141h   Timer RD I/O Control Register 0   TRDIGRA0   10001000b   1014b   Timer RD I/O Control Register 0   TRDIGRA0   10001000b   1014b   Timer RD Status Register 0   TRDIGRA0   11100000b   111000	Address	Register	Symbol	After reset
0142h				
0143h   Timer RD Status Register 0   TRDER0   11100000b     0145h   Timer RD Interrupt Enable Register 0   TRDER0   11100000b     0145h   Timer RD Quetter 0   TRDD				
0144h			l l	
0145h				
0146h		Timer RD DWM Mode Output Level Central Register 0		
00h   0148h   1   1   1   1   1   1   1   1   1				
0148h         Timer RD General Register A0         TRDGRA0         FFh           0144h         Timer RD General Register B0         TRDGRB0         FFh           0144h         Timer RD General Register C0         TRDGRC0         FFh           014Ch         Timer RD General Register C0         TRDGRC0         FFh           014Ch         Timer RD General Register D0         TRDGRD0         FFh           014Fh         Timer RD Gontrol Register A1         TRDGRD1         60h           0155h         Timer RD Control Register A1         TRDGRC1         10001000b           0153h         Timer RD IVC Control Register A1         TRDGRC1         1000100b           0153h         Timer RD Status Register A1         TRDGRC1         11000000b           0154h         Timer RD General Register A1         TRDGRC1         111100000b           0155h         Timer RD General Register A1         TRDGRA1         TRDGRA1         11111000b           0155h         Timer RD General Register A1         TRDGRA1         FFh         FFh           0155h         Timer RD General Register C1         TRDGRA1         FFh         FFh           0156h         Timer RD General Register C1         TRDGRC1         FFh           0156h         Timer RD General Registe		Timer RD Counter 0	TRDU	
0149h		Timer PD Coneral Register A0	TRDCRAG	
114Ah		Tillier KD Gerieral Register Au	TRUGRAU	
0146h		Timer PD Conoral Pagister PO	TRDCRRO	
0.14Ch		Tillier KD Gerleral Register Bo	TRUGRBU	
014bh		Timer RD General Register CO	TRUCRO	
114Eh		Time No Ochera Negister 00	TREGREGO	
O14Fh		Timer RD General Register D0	TRDGRD0	
0150h   Timer RD Control Register 1   TRDCR1   00h		Time No Ochera Negister Bo	TREGREG	
0151h         Timer RD I/O Control Register C1         TRDIORA1         10001000b           0152h         Timer RD I/O Control Register C1         TRDIORC1         1000100b           0153h         Timer RD I/O Control Register 1         TRDISR1         11000000b           0153h         Timer RD Status Register 1         TRDISR1         11000000b           0155h         Timer RD PWM Mode Output Level Control Register 1         TRDIPCR1         111110000b           0155h         Timer RD Counter 1         00h         00h           0157h         Timer RD General Register A1         TRDGRA1         FFh           0158h         Timer RD General Register B1         TRDGRA1         FFh           0158h         Timer RD General Register B1         TRDGRB1         FFh           0158h         Timer RD General Register B1         TRDGRB1         FFh           0158h         Timer RD General Register B1         TRDGRD1         FFh           0169h         Timer RD General Register B1         TRDGRD1         FFh<		Timer RD Control Register 1	TRDCR1	
Official   Timer RD I/O Control Register C1				
Offsh				
Off-Sh				
0155h         Timer RD PWM Mode Output Level Control Register 1         TRDPOCR1         11111000b           0156h         Timer RD Counter 1         TRD1         00h           0158h         Timer RD General Register A1         TRDGRA1         FFh           0158h         Timer RD General Register B1         TRDGRB1         FFh           015Bh         Timer RD General Register C1         TRDGRC1         FFh           015Ch         Timer RD General Register D1         TRDGRD1         FFh           015Fh         Timer RD General Register D1         TRDGRD1         FFh           015Ph         Timer RD General Register D1         TRDGRD1         FFh           016Dh         TRDGRD1         FFh         FFh           016Sh         Timer RD General Register D1         TRDGRD1         FFh           016Bh		Timer RD Interrupt Enable Register 1		
O156h				
0157h				
Offset			151	
FFh   O159h   O159h   Timer RD General Register B1   TRDGRB1   FFh   FFh   O15Ch   Timer RD General Register C1   TRDGRC1   FFh   FFh   O15Ch   TRDGRD1   FFh   FFh   TRDGRD1   FFh   TRDGRD1   FFh   FFh   TRDGRD1   FFh   TRDGRD1   FFh   TRDGRD1   FFh   TRDGRD1   FFh   TRDGRD1   FFh   TRDG		Timer RD General Register A1	TRDGRA1	
015Ah         Timer RD General Register B1         TRDGRB1         FFh           015Bh         Timer RD General Register C1         TRDGRC1         FFh           015Bh         Timer RD General Register D1         TRDGRD1         FFh           015Fh         Timer RD General Register D1         FFh         FFh           015Ph         FFh         FFh         FFh           016Nh         Hearth Annie Alle Annie Alle Annie Alle Annie Alle Annie Alle Annie Annie Alle Annie				
O15Bh		Timer RD General Register B1	TRDGRB1	
O15Ch				
015Dh         FFh           015Eh         Timer RD General Register D1         TRDGRD1         FFh           0160h         FFh         FFh           0160h         Grade of the control of		Timer RD General Register C1	TRDGRC1	
O15Eh		,		
O15Fh		Timer RD General Register D1	TRDGRD1	
0160h 0161h 0162h 0163h 0164h 0166h 0166h 0166h 0166h 0168h 0168h 0169h 016Bh 016Ch 016Ch 016Bh 016Eh 016Fh 0170h 0171h 0172h 0173h 0173h 0174h 0175h 0178h 0178h 0178h 0178h 0179h 0177h		<b>1</b>		
0161h 0162h 0163h 0164h 0166h 0166h 0166h 0167h 0168h 0169h 0169h 016Ah 016Bh 016Ch 016Ch 016Dh 016Eh 0170h 0171h 0172h 0173h 0173h 0174h 0175h 0175h 0176h 0177h 0178h				
0162h 0163h 0164h 0165h 0166h 0166h 0167h 0168h 0169h 0168h 016Bh 016Ch 016Ch 016Ch 016Ch 016Ch 0170h 0174h 0173h 0173h 0173h 0174h 0178h				
0163h 0164h 0165h 0166h 0167h 0168h 0169h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 017bh 017bh 017th				
0165h 0166h 0167h 0168h 0169h 0169h 0160h 016Ch 016Ch 016Eh 016Fh 0170h 0177h 0178h				
0166h 0167h 0168h 0169h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 0170h 0171h 0172h 0173h 0174h 0175h 0178h				
0167h 0168h 0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0175h 0176h 0177h 0178h				
0168h 0169h 016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0175h 0176h 0177h 0178h 0178h 0179h 0178h 0178h 0179h 0178h 0178h 0178h 0179h 0178h	0166h			
0169h 016Ah 016Bh 016Ch 016Ch 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0177h 0178h 0177h 0178h 0178h 0179h 0178h 0179h 0178h 0179h 0178h 0178h 0178h 0178h 0178h 0179h 0178h				
016Ah 016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Ch 017Ch 017Ch 017Ch 017Ch 017Ch 017Ch 017Ch 017Ch				
016Bh 016Ch 016Dh 016Eh 016Fh 0170h 0171h 0172h 0173h 0174h 0175h 0176h 01776h 0177h 0177h 0177h 0177h 0177h 0177h 0177h 0177h 0177h 0178h 0170h				
016Ch 016Dh 016Eh 016Fh 017Oh 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0177h 0178h 0178h 0179h 017Ah 017Ah 017Ah 017Ah 017Bh 017Ch 017Bh 017Ch 017Ch 017Ch 017Ch 017Ch 017Ch				
016Dh       016Eh         016Fh       0170h         0170h       0171h         0172h       0173h         0174h       0175h         0176h       0177h         0178h       0178h         0179h       017Ah         017Ch       017Ch         017Dh       017Eh				
016Eh 016Fh 0170h 0170h 0171h 0172h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0177h 0178h 0179h 017Ah 017Bh 017Dh 017Ch				
016Fh         0170h         0171h         0172h         0173h         0174h         0175h         0176h         0177h         0178h         0179h         017Ah         017Bh         017Ch         017Dh         017Eh				
0170h 0171h 0172h 0173h 0174h 0175h 0176h 0177h 0178h 0177h 0178h 0179h 017Ah 017Dh 017Dh 017Dh 017Dh				
0171h 0172h 0173h 0173h 0174h 0175h 0176h 0176h 0177h 0178h 0179h 0179h 017Ah 017Bh 017Ch 017Ch 017Ch 017Dh				
0172h 0173h 0174h 0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Ah 017Ah 017Bh 017Ch 017Ch 017Ch 017Ch 017Ch				
0173h 0174h 0175h 0176h 0177h 0178h 0179h 017Ah 017Ah 017Bh 017Ch 017Ch 017Dh 017Eh				
0174h 0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Ch 017Ch 017Dh				
0175h 0176h 0177h 0178h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh				
0176h 0177h 0178h 0179h 017Ah 017Bh 017Ch 017Dh 017Dh				
0177h 0178h 0179h 017Ah 017Bh 017Ch 017Ch 017Dh 017Eh				
0178h				
0179h 017Ah 017Bh 017Ch 017Dh 017Eh				
017Ah 017Bh 017Ch 017Dh 017Eh				
017Bh				
017Ch				
017Dh 017Eh				
017Eh				
017Fh				
	017Fh			

X: Undefined
NOTE:

1. The blank regions are reserved. Do not access locations in these regions.

SFR Information (7)<sup>(1)</sup> Table 4.7

Address	Register	Symbol	After reset
0180h	3.00		
0181h			
0182h			
0183h 0184h			
0185h			
0186h			
0187h			
0188h			
0189h			
018Ah			
018Bh			
018Ch			
018Dh 018Eh			
018Fh			
0190h			
0191h			
0192h			
0193h			
0194h			
0195h			
0196h			1
0197h 0198h			-
0199h			
019Ah			
019Bh			
019Ch			
019Dh			
019Eh			
019Fh			
01A0h 01A1h			
01A1h			
01A3h			
01A4h			
01A5h			
01A6h			
01A7h			
01A8h			
01A9h 01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B1h			-
01B2h 01B3h	Flash Memory Control Register 4	FMR4	01000000b
01B3fi	Triaditividitiony Control Register 4	1 14117-4	0.10000000
01B5h	Flash Memory Control Register 1	FMR1	1000000Xb
01B6h			
01B7h	Flash Memory Control Register 0	FMR0	00000001b
01B8h			
01B9h			
01BAh 01BBh			-
01BBh 01BCh			
01BDh			
01BEh			
01BFh			
FFFFh	Option Function Select Register	OFS	(Note 2)
	1	1	1 1

FFFFh

X: Undefined
NOTES:

1. The blank regions are reserved. Do not access locations in these regions.
2. The OFS register cannot be changed by a program. Use a flash programmer to write to it.

## 5. Electrical Characteristics

The electrical characteristics of N version (Topr = -20 to  $85^{\circ}$ C) and D version (Topr = -40 to  $85^{\circ}$ C) are listed below.

Please contact Renesas Technology sales offices for the electrical characteristics in the Y version (Topr = -20 to  $105^{\circ}$ C).

Table 5.1 Absolute Maximum Ratings

Symbol	Parameter	Condition	Rated Value	Unit
Vcc/AVcc	Supply voltage		-0.3 to 6.5	V
Vı	Input voltage		-0.3 to Vcc + 0.3	V
Vo	Output voltage		-0.3 to Vcc + 0.3	V
Pd	Power dissipation	Topr = 25°C	500 <sup>(1)</sup>	mW
Торг	Operating ambient temperature		-20 to 85 (N version) / -40 to 85 (D version)	°C
Tstg	Storage temperature		-65 to 150	°C

<sup>1. 300</sup> mW for the PTLG0064JA-A package.

**Recommended Operating Conditions** Table 5.2

Cymhal		Doromotor	Conditions		Standard		Unit
Symbol	'	Parameter	Conditions	Min.	Тур.	Max.	Onit
Vcc/AVcc	Supply voltage			2.2	-	5.5	V
Vss/AVss	Supply voltage			-	0	-	V
VIH	Input "H" voltage			0.8 Vcc	=	Vcc	V
VIL	Input "L" voltage			0	=	0.2 Vcc	V
IOH(sum)	Peak sum output "H" current	Sum of all pins IOH(peak)		_	-	-160	mA
IOH(sum)	Average sum output "H" current	Sum of all pins IOH(avg)		-	_	-80	mA
IOH(peak)	Peak output "H"	Except P2_0 to P2_7		-	-	-10	mA
	current	P2_0 to P2_7		-	-	-40	mA
IOH(avg)	Average output	Except P2_0 to P2_7		-	-	-5	mA
	"H" current	P2_0 to P2_7		-	=	-20	mA
IOL(sum)	Peak sum output "L" current	Sum of all pins IOL(peak)		=	=	160	mA
IOL(sum)	Average sum output "L" current	Sum of all pins IOL(avg)		=	=	80	mA
IOL(peak)	Peak output "L"	Except P2_0 to P2_7		-	-	10	mA
	current	P2_0 to P2_7		-	-	40	mA
IOL(avg)	Average output	Except P2_0 to P2_7		-	-	5	mA
	"L" current	P2_0 to P2_7		-	-	20	mA
f(XIN)	XIN clock input osc	cillation frequency	3.0 V ≤ Vcc ≤ 5.5 V	0	-	20	MHz
			2.7 V ≤ Vcc < 3.0 V	0	-	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	-	5	MHz
f(XCIN)	XCIN clock input o	scillation frequency	2.2 V ≤ Vcc ≤ 5.5 V	0	-	70	kHz
_	System clock	OCD2 = 0	3.0 V ≤ Vcc ≤ 5.5 V	0	-	20	MHz
		XIN clock selected	2.7 V ≤ Vcc < 3.0 V	0	-	10	MHz
			2.2 V ≤ Vcc < 2.7 V	0	-	5	MHz
		OCD2 = 1 On-chip oscillator clock selected	FRA01 = 0 Low-speed on-chip oscillator clock selected	_	125	-	kHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 3.0 V ≤ Vcc ≤ 5.5 V		=	20	MHz
			FRA01 = 1 High-speed on-chip oscillator clock selected 2.7 V ≤ Vcc ≤ 5.5 V	-	-	10	MHz
NOTES:			FRA01 = 1 High-speed on-chip oscillator clock selected 2.2 V ≤ Vcc ≤ 5.5 V	-	-	5	MHz

- Vcc = 2.2 to 5.5 V at T<sub>opr</sub> = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
   The average output current indicates the average value of current measured during 100 ms.

Table 5.3	A/D Converter	Characteristics
-----------	---------------	-----------------

Symbol	Parameter	Conditions	Standard			Unit	
Symbol	'	Parameter	Conditions	Min.	Тур.	Max.	Unit
-	Resolution		Vref = AVCC	-	-	10	Bit
_	Absolute	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	_	-	±3	LSB
	accuracy	8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	-	-	±2	LSB
		10-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±5	LSB
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 3.3 V	-	-	±2	LSB
		10-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±5	LSB
		8-bit mode	φAD = 5 MHz, Vref = AVCC = 2.2 V	-	-	±2	LSB
Rladder	Resistor ladder		Vref = AVCC	10	-	40	kΩ
tconv	Conversion time	10-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	3.3	=	_	μS
		8-bit mode	φAD = 10 MHz, Vref = AVCC = 5.0 V	2.8	-	_	μS
Vref	Reference voltag	e		2.2	-	AVcc	V
VIA	Analog input volta	age <sup>(2)</sup>		0	=	AVcc	V
-	A/D operating	Without sample and hold	Vref = AVCC = 2.7 to 5.5 V	0.25	-	10	MHz
	clock frequency	With sample and hold	Vref = AVCC = 2.7 to 5.5 V	1	-	10	MHz
		Without sample and hold	Vref = AVCC = 2.2 to 5.5 V	0.25	-	5	MHz
		With sample and hold	Vref = AVCC = 2.2 to 5.5 V	1	-	5	MHz

- 1. AVcc = 2.2 to 5.5 V at  $T_{opr}$  = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.




Figure 5.1 Ports P0 to P4, P6 Timing Measurement Circuit

Table 5.4 Flash Memory (Program ROM) Electrical Characteristics

Cymbol	Parameter	Conditions		Unit		
Symbol		Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance <sup>(2)</sup>	R8C/24 Group	100(3)	=	=	times
		R8C/25 Group	1,000(3)	-	-	times
_	Byte program time		=	50	400	μS
_	Block erase time		=	0.4	9	S
td(SR-SUS)	Time delay from suspend request until suspend		=	-	97+CPU clock × 6 cycles	μS
-	Interval from erase start/restart until following suspend request		650	-	-	μS
=	Interval from program start/restart until following suspend request		0	-	_	ns
=	Time from suspend until program/erase restart		=	-	3+CPU clock × 4 cycles	μS
_	Program, erase voltage		2.7	_	5.5	V
-	Read voltage		2.2	-	5.5	V
-	Program, erase temperature		0	-	60	°C
=	Data hold time <sup>(7)</sup>	Ambient temperature = 55°C	20	-	_	year

- NOTES:

  1. Vcc = 2.7 to 5.5 V at Topr = 0 to 60°C, unless otherwise specified.
  - 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics(4)

Symbol	Parameter	Conditions		Unit		
Symbol	Farameter	Conditions	Min.	Тур.	Max.	Offic
_	Program/erase endurance <sup>(2)</sup>		10,000(3)	-	-	times
_	Byte program time (program/erase endurance ≤ 1,000 times)		=	50	400	μS
_	Byte program time (program/erase endurance > 1,000 times)		_	65	_	μS
_	Block erase time (program/erase endurance ≤ 1,000 times)		_	0.2	9	S
_	Block erase time (program/erase endurance > 1,000 times)		_	0.3	_	S
td(SR-SUS)	Time delay from suspend request until suspend		_	-	97+CPU clock × 6 cycles	μS
_	Interval from erase start/restart until following suspend request		650	-	_	μS
_	Interval from program start/restart until following suspend request		0	-	_	ns
_	Time from suspend until program/erase restart		_	-	3+CPU clock × 4 cycles	μS
=	Program, erase voltage		2.7	-	5.5	V
=	Read voltage		2.2	-	5.5	V
=	Program, erase temperature		-20 <sup>(8)</sup>	-	85	°C
-	Data hold time <sup>(9)</sup>	Ambient temperature = 55 °C	20	-	-	year

- 1. Vcc = 2.7 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis.

If the programming and erasure endurance is n (n = 100 or 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

- 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
- 4. Standard of block A and block B when program and erase endurance exceeds 1,000 times. Byte program time to 1,000 times is the same as that in program ROM.
- 5. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erase count of each block and limit the number of erase operations to a certain number.
- 6. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
- 7. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
- 8. -40°C for D version.
- 9. The data hold time includes time that the power supply is off or the clock is not supplied.

Page 29 of 51




Figure 5.2 Time delay until Suspend

Table 5.6 **Voltage Detection 0 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Offic
Vdet0	Voltage detection level		2.2	2.3	2.4	V
_	Voltage detection circuit self power consumption	VCA25 = 1, Vcc = 5.0 V	-	0.9	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(2)</sup>		=	=	300	μ\$
Vccmin	MCU operating voltage minimum value		2.2	_	_	V

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA25 bit in the VCA2 register to 0.

Table 5.7 **Voltage Detection 1 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Unit
Vdet1	Voltage detection level		2.70	2.85	3.00	V
-	Voltage monitor 1 interrupt request generation time(2)		-	40	-	μS
=	Voltage detection circuit self power consumption	VCA26 = 1, Vcc = 5.0 V	=	0.6	-	μА
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		=	=	100	μS

#### NOTES:

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- Time until the voltage monitor 1 interrupt request is generated after the voltage passes Vdet1.
- Necessary time until the voltage detection circuit operates when setting to 1 again after setting the VCA26 bit in the VCA2 register to 0.

Table 5.8 **Voltage Detection 2 Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Symbol		Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level		3.3	3.6	3.9	V
_	Voltage monitor 2 interrupt request generation time <sup>(2)</sup>		_	40	_	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	0.6	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts <sup>(3)</sup>		-	-	100	μS


- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes  $V_{\text{det2}}$ .
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.



Table 5.9	Power-on Reset Circuit.	Voltage Monitor 0 Reset Electrical Characteristics <sup>(3)</sup>

Symbol	Parameter	Condition	Standard			Unit
			Min.	Тур.	Max.	
Vpor1	Power-on reset valid voltage <sup>(4)</sup>		_	_	0.1	V
Vpor2	Power-on reset or voltage monitor 0 reset valid voltage		0	-	Vdet0	V
trth	External power Vcc rise gradient(2)		20	-	-	mV/msec

- 1. The measurement condition is  $T_{opr}$  = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. This condition (external power Vcc rise gradient) does not apply if Vcc ≥ 1.0 V.
- 3. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVD0ON bit in the OFS register to 0, the VW0C0 and VW0C6 bits in the VW0C register to 1 respectively, and the VCA25 bit in the VCA2 register to 1.
- 4. tw(por1) indicates the duration the external power Vcc must be held below the effective voltage (Vpor1) to enable a power on reset. When turning on the power for the first time, maintain tw(por1) for 30 s or more if -20°C ≤ Topr ≤ 85°C, maintain tw(por1) for 3,000 s or more if -40°C ≤ Topr < -20°C.</p>



- 1. When using the voltage monitor 0 digital filter, ensure that the voltage is within the MCU operation voltage range (2.2 V or above) during the sampling time.
- 2. The sampling clock can be selected. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.
- 3. Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of Hardware Manual for details.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

**Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Cumbal	Deremeter	Condition		Unit		
Symbol	Parameter	Condition	Min.	. Typ. Ma		Unit
fOCO40M	High-speed on-chip oscillator frequency	Vcc = 4.75 to 5.25 V	39.2	40	40.8	MHz
	temperature • supply voltage dependence	$0^{\circ}C \leq T_{opr} \leq 60^{\circ}C^{(2)}$				
		Vcc = 4.5 to 5.5 V	38.8	40	40.8	MHz
		$-20^{\circ}C \le T_{opr} \le 85^{\circ}C$				
		Vcc = 4.5 to 5.5 V	38.4	40	40.8	MHz
		$-40^{\circ}C \le T_{opr} \le 85^{\circ}C$				
		Vcc = 3.0  to  5.5  V	38.8	40	41.2	MHz
		$-20$ °C $\leq$ Topr $\leq$ 85°C(2)				
		Vcc = 3.0 to 5.5 V	38.4	40	41.6	MHz
		$-40$ °C $\leq$ Topr $\leq$ 85°C(2)				
		Vcc = 2.7 to 5.5 V	38	40	42	MHz
		$-20$ °C $\leq$ Topr $\leq$ 85°C(2)				
		Vcc = 2.7 to 5.5 V	37.6	40	42.4	MHz
		$-40^{\circ}C \leq T_{opr} \leq 85^{\circ}C^{(2)}$				
		Vcc = 2.2 to 5.5 V	35.2	40	44.8	MHz
		$-20$ °C $\leq$ Topr $\leq$ 85°C <sup>(3)</sup>				
		Vcc = 2.2 to 5.5 V	34	40	46	MHz
		$-40$ °C $\leq$ Topr $\leq$ 85°C <sup>(3)</sup>				
	High-speed on-chip oscillator frequency when	Vcc = 5.0 V, Topr = 25°C	-	36.864		MHz
	correction value in FRA7 register is written to FRA1 register <sup>(4)</sup>	Vcc = 3.0  to  5.5  V -20°C \le Topr \le 85°C	-3%	_	3%	%
_	Value in FRA1 register after reset		08h	-	F7h	_
_	Oscillation frequency adjustment unit of high-	Adjust FRA1 register	_	+0.3	_	MHz
	speed on-chip oscillator	(value after reset) to -1				
-	Oscillation stability time		_	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	400	-	μА

- 1. Vcc = 2.2 to 5.5 V, Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. Standard values when the FRA1 register value after reset is assumed.
- 3. Standard values when the corrected value of the FRA6 register has been written to the FRA1 register.
- 4. This enables the setting errors of bit rates such as 9600 bps and 38400 bps to be 0% when the serial interface is used in UART mode.

**Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics** 

Symbol	Parameter	Condition		Unit		
Symbol	Faianielei	Condition	Min.	Тур.	Max.	Offic
fOCO-S	Low-speed on-chip oscillator frequency		30	125	250	kHz
_	Oscillation stability time		-	10	100	μS
_	Self power consumption at oscillation	Vcc = 5.0 V, Topr = 25°C	-	15	-	μΑ

#### NOTE:

1. Vcc = 2.2 to 5.5 V, Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

**Table 5.12 Power Supply Circuit Timing Characteristics** 

Symbol	Parameter	Condition	Ş	Unit		
Symbol	r alametel	Condition	Min.	Тур.	Max.	Offic
td(P-R)	Time for internal power supply stabilization during power-on <sup>(2)</sup>		1	=	2000	μS
td(R-S)	STOP exit time <sup>(3)</sup>		-	-	150	μS

- 1. The measurement condition is Vcc = 2.2 to 5.5 V and Topr = 25°C.
- 2. Waiting time until the internal power supply generation circuit stabilizes during power-on.
- 3. Time until system clock supply starts after the interrupt is acknowledged to exit stop mode.



**Table 5.13** Timing Requirements of Clock Synchronous Serial I/O with Chip Select(1)

Symbol	Doromotor		Conditions		Unit			
Symbol	Paramete	Γ	Conditions	Min.	Тур.	Max.		
tsucyc	SSCK clock cycle time	Э		4	-	=	tcyc(2)	
tHI	SSCK clock "H" width			0.4	_	0.6	tsucyc	
tLO	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising	Master		=	-	1	tcyc(2)	
	time	Slave		-	-	1	μS	
tFALL	SSCK clock falling time	Master		=	=	1	tcyc(2)	
		Slave		-	-	1	μS	
tsu	SSO, SSI data input s	etup time		100	-	=	ns	
tH	SSO, SSI data input hold time			1	=	=	tcyc(2)	
tLEAD	SCS setup time	Slave		1tcyc + 50	-	-	ns	
tLAG	SCS hold time	Slave		1tcyc + 50	_	_	ns	
top	SSO, SSI data output delay time			-	-	1	tcyc(2)	
tsa	SSI slave access time		2.7 V ≤ Vcc ≤ 5.5 V	-	_	1.5tcyc + 100	ns	
			2.2 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns	
tor	SSI slave out open time		2.7 V ≤ Vcc ≤ 5.5 V	-	=	1.5tcyc + 100	ns	
			2.2 V ≤ Vcc < 2.7 V	-	_	1.5tcyc + 200	ns	

Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 1. Vcc = 2.2 to 5.5 V, Vss = 0 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
 2. 1tcyc = 1/f1(s)




Figure 5.4 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Master)





Figure 5.5 I/O Timing of Clock Synchronous Serial I/O with Chip Select (Slave)



I/O Timing of Clock Synchronous Serial I/O with Chip Select (Clock Synchronous Communication Mode) Figure 5.6

Table 5.14 Timing Requirements of I <sup>2</sup> C bus Interfa	ce <sup>(1)</sup>
--	-------------------

Symbol	Parameter	Condition	Sta	Standard			
Symbol	Parameter	Condition	Min.	Тур.	Max.		
tscl	SCL input cycle time		12tcyc + 600 <sup>(2)</sup>	-	-	ns	
tsclh	SCL input "H" width		3tcyc + 300 <sup>(2)</sup>	=	-	ns	
tscll	SCL input "L" width		5tcyc + 500 <sup>(2)</sup>	=	-	ns	
<b>t</b> sf	SCL, SDA input fall time		-	=	300	ns	
tsp	SCL, SDA input spike pulse rejection time		-	=	1tcyc(2)	ns	
tBUF	SDA input bus-free time		5tcyc(2)	=	-	ns	
tstah	Start condition input hold time		3tcyc(2)	=	-	ns	
tstas	Retransmit start condition input setup time		3tcyc(2)	=	-	ns	
tstop	Stop condition input setup time		3tcyc(2)	=	-	ns	
tsdas	Data input setup time		1tcyc + 20 <sup>(2)</sup>	-	-	ns	
tsdah	Data input hold time		0	_	-	ns	

- 1. Vcc = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. 1 tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface

Electrical Characteristics (1) [Vcc = 5 V] **Table 5.15** 

Symbol	Por	ameter	Conditio	n.	S	Standard			
Symbol	Pai	ameter			Min.		Тур.	Max.	Unit
Vон	Output "H" voltage	Output "H" voltage Except P2_0 to P2_7, XOUT	Iон = -5 mA		Vcc - 2.0	_	Vcc	V	
			Іон = -200 μА		Vcc - 0.5	_	Vcc	V	
		P2_0 to P2_7	Drive capacity HIGH	Iон = -20 mA	Vcc - 2.0	_	Vcc	V	
			Drive capacity LOW	Iон = -5 mA	Vcc - 2.0	_	Vcc	V	
		XOUT	Drive capacity HIGH	Iон = -1 mA	Vcc - 2.0	-	Vcc	V	
			Drive capacity LOW	Іон = -500 μА	Vcc - 2.0	-	Vcc	V	
VoL Output "L" voltage	Except P2_0 to P2_7,	IoL = 5 mA	•	-	-	2.0	V		
		XOUT	IoL = 200 μA		Ī	-	0.45	V	
		P2_0 to P2_7	Drive capacity HIGH	IoL = 20 mA	=	-	2.0	V	
			Drive capacity LOW	IoL = 5 mA	=	-	2.0	V	
		XOUT	Drive capacity HIGH	IoL = 1 mA	=	-	2.0	V	
			Drive capacity LOW	IOL = 500 μA	=	-	2.0	V	
VT+-VT-	Hysteresis	INTO, INT1, INT2, INT3, KIO, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK0, CLK1, SSI, SCL, SDA, SSO			0.1	0.5	_	V	
		RESET			0.1	1.0	-	V	
Іін	Input "H" current		VI = 5 V, Vcc = 5V		_	_	5.0	μА	
lıL	Input "L" current		VI = 0 V, Vcc = 5V		_	_	-5.0	μA	
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 5V		30	50	167	kΩ	
RfXIN	Feedback resistance	XIN			_	1.0	-	ΜΩ	
RfXCIN	Feedback resistance	XCIN			_	18	-	ΜΩ	
VRAM	RAM hold voltage	•	During stop mode		1.8	-	-	V	

<sup>1.</sup> Vcc = 4.2 to 5.5 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 20 MHz, unless otherwise specified.

Electrical Characteristics (2) [Vcc = 5 V] **Table 5.16** (Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standard	t	Unit mA mA mA mA mA μA μA
Symbol	Parameter		Condition	Min.	Тур.	Max.	Offic
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode,	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	10	17	mA
	output pins are open, other pins are Vss		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	ı	9	15	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	5	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	4	=	mA
			XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.5		mA
		High-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division	П	10	15	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	4	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	=	5.5	10	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	2.5	=	mA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	ı	130	300	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	30	_	μА

Electrical Characteristics (3) [Vcc = 5 V] **Table 5.17** (Topr = -20 to  $85^{\circ}$ C (N version) / -40 to  $85^{\circ}$ C (D version), unless otherwise specified.)

Cymphal	Doromotor	Condition		,	l loit		
Symbol	Parameter		Condition	Min.	Тур.	Max.	Unit
Icc	Power supply current (Vcc = 3.3 to 5.5 V) Single-chip mode, output pins are open, other pins	Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	75	μА
are Vss		XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	23	60	μА	
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	4.0	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	2.2	-	μА
		Increase during	Without sample & hold	_	2.6	-	mA
		A/D converter operation	With sample & hold	_	1.6	_	mA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	0.8	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.2	-	μА

## **Timing Requirements**

(Unless Otherwise Specified: Vcc = 5 V, Vss = 0 V at Topr = 25°C) [Vcc = 5 V]

Table 5.18 XIN Input, XCIN Input

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei	Min.	Max.	Offic
tc(XIN)	XIN input cycle time	50	-	ns
twh(xin)	XIN input "H" width	25	=	ns
tWL(XIN)	XIN input "L" width	25	-	ns
tc(XCIN)	XCIN input cycle time	14	-	μS
twh(xcin)	XCIN input "H" width	7	-	μS
twl(xcin)	XCIN input "L" width	7	-	μS




Figure 5.8 XIN Input and XCIN Input Timing Diagram when Vcc = 5 V

Table 5.19 TRAIO Input

Symbol	Parameter	Standard		Unit
Symbol	Falanielei	Min.	Max. ) –	Offic
tc(TRAIO)	TRAIO input cycle time	100	=	ns
twh(traio)	TRAIO input "H" width	40	-	ns
tWL(TRAIO)	TRAIO input "L" width	40	-	ns




Figure 5.9 TRAIO Input Timing Diagram when Vcc = 5 V

Table 5.20 Senai interiace	<b>Table</b>	5.20	Serial Interface
----------------------------	--------------	------	------------------

Symbol	Parameter	Stan	Standard	
Symbol	Faidilletei	Min.	Max.	Unit
tc(CK)	CLKi input cycle time	200	=	ns
tW(CKH)	CLKi input "H" width	100	-	ns
tW(CKL)	CLKi input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	-	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	=	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0 or 1





Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

External Interrupt INTi (i = 0 to 3) Input **Table 5.21** 

Symbol	Parameter	Stan	Unit	
Symbol	TINTO input "H" width  INTO input "L" width	Min.	Max.	Offic
tW(INH)	INTO input "H" width	250 <sup>(1)</sup>	-	ns
tW(INL)	INTO input "L" width	250 <sup>(2)</sup>	1	ns

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.



External Interrupt INTi Input Timing Diagram when Vcc = 5 V Figure 5.11

Table 5.22 Electrical Characteristics (3) [Vcc = 3 V]

Symbol	Parameter		Condition		Standard			Unit
Syllibol	Faia	imetei	Conc	iitiOii	Min.	Тур.	Max.	Offic
Vон	Output "H" voltage	Except P2_0 to P2_7, XOUT	Iон = -1 mA		Vcc - 0.5	=	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	Iон = -5 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	-	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	1	Vcc	V
			Drive capacity LOW	Ιοн = -50 μΑ	Vcc - 0.5	ı	Vcc	V
Vol. O	Output "L" voltage	Except P2_0 to P2_7, XOUT	IoL = 1 mA		=	-	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	IoL = 5 mA	_	_	0.5	V
			Drive capacity LOW	IoL = 1 mA	=	-	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	IOL = 50 μA	-	-	0.5	V
VT+-VT-	Hysteresis	NT0, NT1, NT2, NT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK1, SSI, SCL, SDA, SSO			0.1	0.3	_	V
		RESET			0.1	0.4	-	V
Іін	Input "H" current	I	VI = 3 V, Vcc = 3	V	=	_	4.0	μΑ
lıL	Input "L" current		VI = 0 V, Vcc = 3	V	_	_	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3	V	66	160	500	kΩ
RfXIN	Feedback resistance	XIN			ı	3.0	-	МΩ
RfXCIN	Feedback resistance	XCIN			-	18	_	МΩ
VRAM	RAM hold voltage		During stop mod	e	1.8	_		V

<sup>1.</sup> Vcc =2.7 to 3.3 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.23 Electrical Characteristics (4) [Vcc = 3 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standar	d Max.	Unit
,				Min. Typ.			
Icc	Power supply current (Vcc = 2.7 to 3.3 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	6	_	mA
	other pins are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	_	mA
		High-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	5	9	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 10 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2	=	mA
		Low-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	-	130	300	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	130	300	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	-	30	_	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	25	70	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	23	55	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	3.8	-	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	2.0	-	μА
		Increase during	Without sample & hold	-	0.9	-	mA
		A/D converter operation	With sample & hold	=	0.5	=	mA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	-	μА

## **Timing requirements**

(Unless Otherwise Specified: Vcc = 3 V, Vss = 0 V at Topr = 25°C) [Vcc = 3 V]

**Table 5.24 XIN Input, XCIN Input** 

Symbol	Parameter	Stan	dard	Unit			
Symbol	Falanielei	Min.	Max.	Offic			
tc(XIN)	XIN input cycle time	100	-	ns			
twh(xin)	XIN input "H" width	40	- ns				
tWL(XIN)	XIN input "L" width	40 –					
tc(XCIN)	XCIN input cycle time	14	-	μS			
twh(xcin)	XCIN input "H" width	7	-	μS			
twl(xcin)	XCIN input "L" width	7	-	μS			




Figure 5.12 XIN Input and XCIN Input Timing Diagram when Vcc = 3 V

**Table 5.25 TRAIO Input** 

Symbol	Parameter	Stan	Unit		
Symbol	Falanetei	Min.	Max.	Offic	
tc(TRAIO)	TRAIO input cycle time 300 -				
twh(traio)	TRAIO input "H" width 120 –				
tWL(TRAIO)	TRAIO input "L" width 120 -				




Figure 5.13 TRAIO Input Timing Diagram when Vcc = 3 V

Table 5.26 Serial Interface
-----------------------------

Symbol	Parameter	Stan	dard	Unit	
Symbol	Faidilletei	Min.	Max.	Offic	
tc(CK)	CLKi input cycle time	300	=	ns	
tW(CKH)	CLKi input "H" width	150	-	ns	
tW(CKL)	CLKi Input "L" width	150	50 –		
td(C-Q)	TXDi output delay time	-	80	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	70	=	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0 or 1




Figure 5.14 Serial Interface Timing Diagram when Vcc = 3 V

Table 5.27 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter	Stan	dard	Unit	
Symbol	Faianielei	Min.	Max.	Offic	
tW(INH)	INTO input "H" width	380(1)	_	ns	
tW(INL)	INTO input "L" width	380(2)	-	ns	

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.15 External Interrupt INTi Input Timing Diagram when Vcc = 3 V

Electrical Characteristics (5) [Vcc = 2.2 V] **Table 5.28** 

Symbol	Parameter		Condition		Standard			Lloit
Symbol					Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Except P2_0 to P2_7, XOUT	Iон = -1 mA		Vcc - 0.5	-	Vcc	V
		P2_0 to P2_7	Drive capacity HIGH	Iон = -2 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	Iон = -1 mA	Vcc - 0.5	=	Vcc	V
		XOUT	Drive capacity HIGH	Iон = -0.1 mA	Vcc - 0.5	=	Vcc	V
			Drive capacity LOW	IOH = -50 μA	Vcc - 0.5	=	Vcc	V
Vol	Output "L" voltage	Except P2_0 to P2_7, XOUT	IoL = 1 mA	•	=	=	0.5	V
		P2_0 to P2_7	Drive capacity HIGH	IoL = 2 mA	=	=	0.5	V
			Drive capacity LOW	IoL = 1 mA	=	=	0.5	V
		XOUT	Drive capacity HIGH	IOL = 0.1 mA	=	=	0.5	V
			Drive capacity LOW	ΙΟL = 50 μΑ	-	-	0.5	V
VT+-VT-	Hysteresis	NT0, NT1, NT2, NT3, KI0, KI1, KI2, KI3, TRAIO, RXD0, RXD1, CLK1, SSI, SCL, SDA, SSO			0.05	0.3	-	V
		RESET			0.05	0.15	=	V
lін	Input "H" current		VI = 2.2 V		=	-	4.0	μΑ
lı∟	Input "L" current		VI = 0 V		-	-	-4.0	μА
RPULLUP	•		VI = 0 V		100	200	600	kΩ
RfXIN	Feedback resistance	XIN			-	5	-	MΩ
RfXCIN	Feedback resistance	XCIN		_		35	=	MΩ
VRAM	RAM hold voltage		During stop mod	e	1.8	_	_	V

<sup>1.</sup> Vcc = 2.2 V at Topr = -20 to 85°C (N version) / -40 to 85°C (D version), f(XIN) = 5 MHz, unless otherwise specified.

Table 5.29 Electrical Characteristics (6) [Vcc = 2.2 V] (Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)

Symbol	Parameter		Condition		Standar		Unit
				Min.	Тур.	Max.	J.111
Icc	Power supply current (Vcc = 2.2 to 2.7 V) Single-chip mode, output pins are open,	High-speed clock mode	XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	-	mA
	other pins are Vss		XIN = 5 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	1.5	_	mA
		High-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz No division	_	3.5	_	mA
			XIN clock off High-speed on-chip oscillator on fOCO = 5 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	=	1.5	=	mA
		Low-speed on- chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR47 = 1	_	100	230	μА
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz FMR47 = 1	_	100	230	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz Program operation on RAM Flash memory off, FMSTP = 1	=	25	-	μА
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	22	60	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	20	55	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (high drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	3.0	=	μА
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (low drive) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	=	1.8	=	μА
		Increase during	Without sample & hold	-	0.4	_	mA
		A/D converter operation	With sample & hold	-	0.3	-	mA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	0.7	3.0	μА
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	1.1	-	μА

## **Timing requirements**

(Unless Otherwise Specified: Vcc = 2.2 V, Vss = 0 V at Topr = 25°C) [Vcc = 2.2 V]

**Table 5.30 XIN Input, XCIN Input** 

Symbol	Parameter	Stan	dard	Unit	
Symbol	Parameter	Min.	Max.	Offic	
tc(XIN)	XIN input cycle time	200	-	ns	
twh(xin)	XIN input "H" width 90 –				
twl(xin)	XIN input "L" width 90 –				
tc(XCIN)	XCIN input cycle time	14	-	μS	
twh(xcin)	N input "H" width 7 -				
tWL(XCIN)	XCIN input "L" width	7	_	μS	




Figure 5.16 XIN Input and XCIN Input Timing Diagram when Vcc = 2.2 V

**Table 5.31 TRAIO Input** 

Symbol	Parameter	Stan	dard	Unit	
Symbol	i didiffetet		Max.	Offic	
tc(TRAIO)	TRAIO input cycle time 500 -				
twh(traio)	TRAIO input "H" width 200 –				
twl(traio)	TRAIO input "L" width	200	-	ns	




Figure 5.17 TRAIO Input Timing Diagram when Vcc = 2.2 V

Table 5.32 Serial Interface

Symbol	Parameter	Stan	dard	Unit		
Syllibol	raidilletei	Min.	Max.	Offic		
tc(CK)	CLKi input cycle time	800	-	ns		
tW(CKH)	CLKi input "H" width	400	-	ns		
tW(CKL)	CLKi input "L" width	400 –				
td(C-Q)	TXDi output delay time	-	200	ns		
th(C-Q)	TXDi hold time	0	-	ns		
tsu(D-C)	RXDi input setup time	150	=	ns		
th(C-D)	RXDi input hold time	90	-	ns		

i = 0 or 1




Figure 5.18 Serial Interface Timing Diagram when Vcc = 2.2 V

Table 5.33 External Interrupt INTi (i = 0 to 3) Input

Symbol	Parameter	Standard		Unit
Symbol	raidilletei	Min.	Max.	Offic
tw(INH)	INTO input "H" width	1000(1)	-	ns
tw(INL)	INTO input "L" width	1000 <sup>(2)</sup>	П	ns

- 1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.






Figure 5.19 External Interrupt INTi Input Timing Diagram when Vcc = 2.2 V

## **Package Dimensions**

Diagrams showing the latest package dimensions and mounting information are available in the "Packages" section of the Renesas Technology website.





# REVISION HISTORY

# R8C/24 Group, R8C/25 Group Datasheet

D :	Data		Description
Rev.	Date	Page	Summary
0.01	Sep 17, 2004	-	First Edition issued
0.02	Dec 10, 2004	All pages	Part Number revised. R8C/26 → R8C/24, R8C/27 → R8C/25
		2, 3	Table 1.1 R8C/24 Group Performance, Table 1.2 R8C/25 Group Performance - Serial Interface: I <sup>2</sup> C Bus Interface and Chip-select clock synchronous (SSU) added LIN Module added Interrupt: Internal factors revised; 10 → 11 - Note on Operating Ambient Temperature added.
		4	Figure 1.1 Block Diagram - LIN Module added Chip-select clock synchronous (SSU) is added to I <sup>2</sup> C Bus Interface.
		5, 6	Table 1.3 Product Information of R8C/24 Group, Table 1.4 Product Information of R8C/25 Group Date and Development state revised.
		7	Figure 1.4 Pin Assignment P3_5/SCL $\rightarrow$ P3_5/SCL/SSCK, P3_3 $\rightarrow$ P3_3/SSI, P3_4/SDA $\rightarrow$ P3_4/SDA/SCS, P3_7 $\rightarrow$ P3_7/SSO, VSS/AVSS $\rightarrow$ VSS, XIN/P4_6 $\rightarrow$ P4_6/XIN, VCC/AVSS $\rightarrow$ VCC 12pin P1_7/TRAIO/INT1 to 22pin P1_0/KI0/AN8 $\rightarrow$ 20pin P1_7/TRAIO/INT1 to 30pin P1_0/KI0/AN8
		8	Table 1.5 Pin Description - Analog Power Supply Input eliminated SSU added.
		9	Table 1.6 Pin Name Information by Pin Number added.
		15	Table 4.1 SFR Information (1) - 0031h: Voltage Detection Register 1 $\rightarrow$ Voltage Detection $\underline{A}$ Register 1 - 0032h: Voltage Detection Register 1 $\rightarrow$ Voltage Detection $\underline{A}$ Register 2 01000001b $\rightarrow$ 00100001b (Note 4) - 0036h: "(3), 01000001b (4)" eliminated 0038h: Voltage Monitor 0 Control Register (2), VW0C, 00001000b (3), 01000001b (4) added.
		16	Table 4.2 SFR Information (2) - 0048h: Timer RD0 Interrupt Control Register, RD0IC, XXXXX000b added 0049h: Timer RD Interrupt Control Register, RDIC  → Timer RD1 Interrupt Control Register, RD1IC - 004Fh: IIC Interrupt Control Register, IIC  → IIC/SSU Interrupt Control Register, IIC2IC
		19	Table 4.5 SFR Information (3) - 0106h: LIN Control Register, LINCR, 00h added0107h: LIN Status Register, LINST, 00h added.

Б.	Data	Description		
Rev.	Date	Page	Summary	
0.10	Feb 24, 2005	1 to 3 5, 6	Pin type changed: 48-pin(under consideration) → 52-pin.	
		5 to 7	Package type revised: 48-pin LQFP(under consideration) → PLQP0052JA-A	
		8	Table 1.5 TCLK added, VREF revised.	
		9	Table 1.6 revised.	
		13, 14	Figures 3.1 and 3.2 part number revised.	
		15	Tabel 4.1 revised:  - 000Fh: 000XXXXXb → 00011111b  - 0023h: FR0 → FRA0  - 0024h: FR1 → FRA1  - 0025h: FR2 → FRA2  - 0031h: Voltage Detection A Register 1, VC1  → Voltage Detection Register 1, VCA1  - 0032h: Voltage Detection A Register 2, VC2  → Voltage Detection Register 2, VCA2	
		17	Tabel 4.3 Register name and the value after reset at 00B8h to 00BFh revised; NOTE2 added.	
		19	Tabel 4.5 revised: - 0107h: LINSR → LINST - 0137h to 013Fh: Register symbol revised	
		20	Tabel 4.6 revised: - 0140h to 015Fh: Register symbol revised - 0158h, 0159h: Timer RD General Register → Timer RD General Register A1	
0.20	Mar 8, 2005	2, 3 8	Tables 1.1, 1.2 and 1.5 revised: "main clock" → "XIN clock"; "sub clock" → "XCIN clock"	
		15	- 0023h to 0025h: 40MHz On-Chip Oscillator Control Register  → High-Speed On-Chip Oscillator Control Register	
0.30	Sep 01, 2005	2, 3	Table 1.1 R8C/24 Group Performance, Table 1.2 R8C/25 Group Performance  • Serial Interface revised:  - Serial Interface: 2 channels Clock synchronous serial I/O, UART  - Clock Synchronous Serial Interface: 1 channel I <sup>2</sup> C bus Interface(1), Clock synchronous serial I/O with chip select	
		4	Figure 1.1 Block Diagram  • UART or Clock Synchronous Serial Interface: "(8 bits × 1 channel)" →  "(8 bits × 2 channels)" revised  • UART (8 bits × 1 channel) deleted	
		5, 6	Table 1.3 Product Information of R8C/24 Group, Table 1.4 Product Information of R8C/25 Group "Flash Memory Version" → "N Version" revised	

Pov	Data		Description		
Rev.	Date	Page Summary			
0.30	Sep 01, 2005	7	Figure 1.4 Pin Assignment  • Pin name revised;  VSS → VSS/AVSS,  VCC → VCC/AVCC,  P1_5/RXD0/(TRAIO)/(INT1) → P1_5/RXD0/(TRAIO)/(INT1)(2),  P6_6/INT2/(TXD1) → P6_6/INT2/TXD1,  P6_7/INT3/(RXD1) → P6_7/INT3/RXD1,  P6_5 → P6_5/CLK1  • NOTE2 added		
		8	<ul> <li>Table 1.5 Pin Description</li> <li>Analog Power Supply Input: line added</li> <li>INT Interrupt Input: "INTO Timer RD input pins. INT1 Timer RA input pins." added</li> <li>Serial Interface: "CLK1" added</li> <li>"I²C Bus Interface (IIC)" → "I²C Bus Interface"</li> <li>"SSU" → "Clock Synchronous Serial I/O with Chip Select"</li> </ul>		
		9	Table 1.6 Pin Name Information by Pin Number revised  • Pin Number 10: "VSS" → "VSS/AVSS"  • Pin Number 12: "VCC" → "VCC/AVCC"  • Pin Number 27: "INTO" added  • Pin Number 28: "(TXD1)" → "TXD1"  • Pin Number 29: "(RXD1)" → "RXD1"  • Pin Number 35: "CLK1" added		
		15	Tabel 4.1 SFR Information(1) revised:  • 0012h: X0h → 00h  • 0013h: XXXXXX00b → 00h  • 0016h: X0h → 00h  • 0036h: Voltage Monitor 1 Control Register <sup>(2)</sup> → Voltage Monitor 1  Control Register <sup>(5)</sup> • 0038h: 00001000b <sup>(3)</sup> , 01000001b <sup>(4)</sup> → 0000X000b <sup>(3)</sup> , 0100X001b <sup>(4)</sup> • NOTES2, 5: "the voltage monitor 1 reset" added  • NOTE3: "voltage monitor 1 reset" → "voltage monitor 0 reset"		
		16	Tabel 4.2 SFR Information(2) revised:  • 0048h: RD0IC → TRD0IC  • 0049h: RD1IC → TRD1IC  • 004Ah: REIC → TREIC  • 004Fh: SSU/IIC Interrupt Control Register, IIC2AIC → SSU/IIC Interrupt Control Register <sup>(2)</sup> , SSUAIC/IIC2AIC  • 0056h: RAIC → TRAIC  • 0058h: RBIC → TRBIC  • NOTE2 added		
		17	Tabel 4.3 SFR Information(3) revised:  • 00BCh: 00h → 00h/0000X000b  Tabel 4.4 CFR Information(4) as itself.		
		18	Tabel 4.4 SFR Information(4) revised:  • 00D6h: 00000XXXb → 00h  • 00F5h: UART1 Function Select Register, U1SR, XXh added		

Davi	Data	Description				
Rev.	Date	Page	Summary			
0.30	Sep 01, 2005	19	Tabel 4.5 SFR Information(5) revised:  • 0118h : Timer RE Second Data Register/Counter Register → Timer RE Second Data Register/Counter Data Register			
		21	Tabel 4.6 SFR Information(6) revised:  • 0145h			
		22 to 44	5. Electrical Characteristics added			
0.40	Jan 24, 2006	all pages	<ul> <li>"Preliminary" deleted</li> <li>Symbol name "TRDMDR" → "TRDMR", "SSUAIC" → "SSUIC", and "IIC2AIC" → "IICIC" revised</li> <li>Pin name "TCLK" → "TRDCLK" revised</li> </ul>			
		2	Table 1.1 Functions and Specifications for R8C/24 Group revised			
		3	Table 1.2 Functions and Specifications for R8C/25 Group revised			
		4	Figure 1.1 Block Diagram;  "Peripheral Functions" added,  "System Clock Generation" → "System Clock Generator" revised			
		5	Table 1.3 Product Information for R8C/24 Group revised			
		6	Table 1.4 Product Information for R8C/25 Group revised			
		7	Figure 1.4 Pin Assignments (Top View) "TCLK" $\rightarrow$ "TRDCLK" revised			
		8	Table 1.5 Pin Functions "TCLK" $\rightarrow$ "TRDCLK" revised			
		9	Table 1.6 Pin Name Information by Pin Number; "TCLK" → "TRDCLK" revised			
		10	Figure 2.1 CPU Registers; "Reserved Area" → "Reserved Bit" revised			
		12	2.8.10 Reserved Area; "Reserved Area" → "Reserved bit" revised			
		13	Figure 3.1 Memory Map of R8C/24 Group; "Program area" → "program ROM" revised			
		14	3.2 R8C/25 Group, Figure 3.2 Memory Map of R8C/25 Group; "Data area" → "data flash", "Program area" → "program ROM" revised			

Day	Data	Description			
Rev.	Date	Page	Summary		
0.40	Jan 24, 2006	15	Table 4.1 SFR Information(1); 0024h: "TBD" → "When shipping" NOTES 3 and 4 revised		
		19	Table 4.5 SFR Information (5);  0118h: "Timer RE Second Data Register" → "Timer RE Second Data Register / Counter Data Register"  0119h: "Timer RE Minute Data Register" → "Timer RE Minute Data Register / Compare Data Register"  0138h: "TRDMDR" → "TRDMR"  013Bh: "Timer RD Output Master Enable Register" → "Timer RD Output Master Enable Register 1"		
		22	Table 5.1 Absolute Maximum Ratings; "Vcc" → "Vcc/AVcc" revised		
			Table 5.2 Recommended Operating Conditions revised		
		23	Table 5.3 A/D Converter Characteristics revised		
		24	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics revised		
		25	Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical revised		
		26	Table 5.6 Voltage Detection 0 Circuit Electrical Characteristics revised Table 5.7 Voltage Detection 1 Circuit Electrical Characteristics revised Table 5.8 Voltage Detection 2 Circuit Electrical Characteristics revised		
		28	Table 5.11 High-speed On-Chip Oscillator Circuit Electrical Characteristics revised Table 5.12 Low-speed On-Chip Oscillator Circuit Electrical Characteristics revised Table 5.13 Power Supply Circuit Timing Characteristics revised		
		29	Table 5.14 Timing Requirements of Clock Synchronous Serial I/O with Chip Select revised		
		33	Table 5.15 Timing Requirements of I <sup>2</sup> C bus Interface NOTE1 revised		
		34	Table 5.16 Electrical Characteristics (1) [VCC = 5 V] revised		
		35	Table 5.17 Electrical Characteristics (2) [VCC = 5 V] revised		
		36	Table 5.18 XIN Input, XCIN Input revised		
		37	Table 5.20 Serial Interface revised		
		38	Table 5.22 Electrical Characteristics (3) [VCC = 3 V] revised		
		39	Table 5.23 Electrical Characteristics (4) [Vcc = 3 V] revised		
		40	Table 5.24 XIN Input, XCIN Input revised		
		41	Table 5.26 Serial Interface revised		
		42	Table 5.28 Electrical Characteristics (5) [VCC = 2.2 V] revised		
		43	Table 5.29 Electrical Characteristics (6) [Vcc = 2.2 V] revised		
		44	Table 5.30 XIN Input, XCIN Input revised Table 5.31 TRAIO Input, INT1 Input revised		
		45	Table 5.32 Serial Interface revised Table 5.33 External Interrupt $\overline{\text{INTi}}$ (i = 0, 2, 3) Input		

	5 /	Description		
Rev.	Date	Page	Summary	
0.40	Jan 24, 2006	46	Package Dimensions; "TBD" → "PLQP0052JA-A (52P6A-A)" added	
1.00	May 31, 2006	all pages	"Under development" deleted	
		1	1. Overview; "data flash ROM" $ ightarrow$ "data flash" revised	
		3	Table 1.2 Functions and Specifications for R8C/25 Group revised	
		4	Figure 1.1 Block Diagram; "System clock generator" → "System clock generation circuit" revised	
		5 to 6	Table 1.3 Product Information for R8C/24 Group and Table 1.4 Product Information for R8C/25 Group; A part of (D) mark is deleted.	
		9	Table 1.6 Pin Name Information by Pin Number NOTE1 added	
		15	Table 4.1 SFR Information(1); 001Ch: "00h" → "00h, 10000000b" revised 0029h: High-Speed On-Chip Oscillator Control Register 4 FRA4 When shipping added 002Bh: High-Speed On-Chip Oscillator Control Register 6 FRA6 When shipping added NOTE6 added	
		19	Table 4.5 SFR Information(5); 0118h: Timer RE Second Data Register / Counter Data Register, 0119h: Timer RE Minute Data Register / Compare Data Register register name revised	
		20	Table 4.6 SFR Information(6); 0143h: "1100000b" $\rightarrow$ "11100000b" revised	
		22	Table 5.2 Recommended Operating Conditions revised	
		24	Table 5.4 Flash Memory (Program ROM) Electrical Characteristics revised	
		25	Table 5.5 Flash Memory (Data flash Block A, Block B) Electrical Characteristics revised	
		26	Figure 5.2 Time delay until Suspend title revised	
		27	Table 5.9 Voltage Monitor 0 Reset Electrical Characteristics → Table 5.9 Power-on Reset Circuit, Voltage Monitor 0 Reset Electrical Characteristics revised Table 5.10 Power-on Reset Circuit Electrical Characteristics (When Not Using Voltage Monitor 0 Reset) deleted Figure 5.3 Power-on Reset Circuit Electrical Characteristics revised	
		28	Table 5.10 High-speed On-Chip Oscillator Circuit Electrical Characteristics revised Table 5.11 Low-speed On-Chip Oscillator Circuit Electrical Characteristics revised	
		35	Table 5.16 Electrical Characteristics (2) [Vcc = 5 V] revised	
		39	Table 5.22 Electrical Characteristics (4) [Vcc = 3 V] revised	
		43	Table 5.28 Electrical Characteristics (6) [Vcc = 2.2 V] revised	
		46	Package Dimensions; "The latest package Renesas Technology website." added	

	Data	Description				
Rev. Date		Page	Summary			
2.00	Jul 14, 2006	all pages	"PTLG0064JA-A (64F0G)" package added			
		1	1. Overview; " or a 64-pin molded-plastic FLGA." added			
		2, 3	Table 1.1 Functions and Specifications for R8C/24 Group, Table 1.2 Functions and Specifications for R8C/25 Group; Package: "64-pin molded-plastic FLGA" added			
		5	Table 1.3 Product Information for R8C/24 Group, Figure 1.2 Type Number, Memory Size, and Package of R8C/24 Group revised			
		6	Table 1.4 Product Information for R8C/25 Group, Figure 1.3 Type Number, Memory Size, and Package of R8C/25 Group revised			
		7	Figure 1.4 PLQP0052JA-A Package Pin Assignments (Top View); NOTE3 revised			
		8	Figure 1.5 PTLG0064JA-A Package Pin Assignments added			
		14	Figure 3.1 Memory Map of R8C/24 Group revised			
		15	Figure 3.2 Memory Map of R8C/25 Group revised			
		23	Table 5.1 Absolute Maximum Ratings; NOTE1 added			
		47	Package Dimensions; "PTLG0064JA-A (64F0G)" added			
3.00	Feb 29, 2008	all pages	Y version added			
			Factory programming product added			
		2, 3	Table 1.1, Table 1.2 Clock; "Real-time clock (timer RE)" added			
		5, 7	Table 1.3, Table 1.4 revised			
		6, 8	Figure 1.2, Figure 1.3; ROM number "XXX" added			
		16, 17	Figure 3.1, Figure 3.2; "Expanded area" deleted			
		18	Table 4.1 revised			
		26	Table 5.2 NOTE2 revised			
		32	Table 5.10; revised, NOTE4 added Table 5.11; Oscillation stability time: Condition "Vcc = 5.0 V, Topr = 25°C" deleted			
		38	Table 5.15; Ін, Ік, Rpullup Condition: "Vcc = 5V" added			
		39	Table 5.16; Condition: High-speed on-chip oscillator mode revised			
		40	Table 5.17 added			
		41	Figure 5.8 revised			
		43	Table 5.22; IIH, IIL, RPULLUP Condition: "Vcc = 3V" added			
		44	Table 5.23; Condition "Increase during A/D converter operation" added			
		45	Figure 5.12 revised			
		48	Table 5.29; Condition "Increase during A/D converter operation" added			
		49	Figure 5.16 revised			

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

  1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the respect to the information in this document in the product data, diagrams, charts, programs, algorithms, and application circuit examples.

  3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan notice. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the date this document, in the such procedure in the procedure in th



## **RENESAS SALES OFFICES**

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

### Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

**Renesas Technology Taiwan Co., Ltd.** 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510