
Class E Amplifier


Clever resonant load is constructed so that V(t)=0 when the switch closes!! This avoids $1/2CV^2f$ loss.



- Voltage across switch is brought to zero when switch closes
- •dV/dt is also zero when switch closes. This makes operation relatively insensitive to rise time of input.

Class E Amplifier

Clever resonant load is constructed so that V(t)=0 when the switch closes!! This avoids $1/2Cv^2f$ loss.



•dV/dt is also zero when switch closes. This makes operation relatively insensitive to rise time of input.


This is essential
If device does not have enough Cds then you must add this

·Load current is sinusoidal S E Amplifier

Vo

(just fo) due to filter


Switch and capacitor



·Load current is sinusoidal S E Amplifier (just fo) due to filter Vo Switch and capacitor lout is ac only provide current during lo is dc only At fo different phases driver v_D $\hat{m{\imath}}_{D}$ U


Capacitor current

Class E Amplifier



Simple Analysis of Class E Amplifier

This is done in time domain!




Perfect choke: In = constant

Perfect filter: In =-I sin (wt+\$)

Calculate Vc(+) when switch is open

$$V_c(t) = \frac{I_o t}{C} - \frac{I_L}{cos} [cos(\omega t + \phi) - cos \phi]$$




Require
$$V_c = 0$$
 at $\omega t = TT$: $\frac{I_0}{\omega c} \cdot T = \frac{I_1}{\omega c} (-2\omega s \phi) = 0$

$$I_0 + I_L \sin(\pi + \phi) = 0$$

 $I_0 = I_L \sin \phi$

Class E Analysis (more)



$$V_c(t) = \frac{I_o t}{C} - \frac{I_L}{\omega C} [\cos(\omega t + \phi) - \cos \phi] \quad t < \pi/\omega$$

$$I_0 + I_L \sin(\pi + \phi) = 0$$

$$I_0 = I_L \sin\phi \qquad -\frac{2}{\pi} = \frac{\sin\phi}{\cos\phi} = \tan\phi$$

$$V_{CC}$$
: dc component of $V_{C}(t) = \frac{1}{\pi} \frac{\Gamma_{O}}{\omega C}$

Class E Design Equations

$$Z_{out} = \frac{0.28015}{\omega C} e^{j49.0524^{\circ}} = \frac{0.18}{\omega C} + j\frac{0.21}{\omega C} \quad \text{(for fundamental, after Cp)}$$

$$f_{opt} = \frac{I_{\text{max}}}{56.5CV_d}$$

$$\eta_{d=} = \frac{1 + (\pi/2 + \omega C R)^2}{1 + \pi^2/4 (1 + \pi \omega C R)^2}$$
 when on-
resistance R is


Drain efficiency included

Class E Features

- Efficiency is 100% (ideally) No dissipation in transistor
- If frequency changes, then Vce does not quite go to 0 at switching instant => non-zero power dissipation due to $C\Delta V^2$
- Amplitude of output depends on Vcc (not on input amplitude)
- •Pout at fo = 0.78 * 1/8 * Vmax Imax (lower than for Class A)




Nathan Sokal






Another Description of Class E




Class E: Additional Implementations


Use transmission lines instead of lumped elements



Class E with transmission lines: approximation

Two-harmonic collector v/V_{cc} voltage approximation





Bipolar output l_1 l_2 C_b S C_{out} 90° @ 1.8 GHz V_{cc} V_{cc}


Optimum impedance at fundamental seen by device :

$$Z_{\text{net1}} = R \left(1 + j \tan 49.052^{\circ} \right)$$

- electrical lengths of transmission lines l_1 and l_2 should be of 45° to provide open circuit seen by device at second harmonic
- their characteristic impedances
 R_L are chosen to provide optimum inductive impedance seen by device at fundamental
 - for three harmonic approximation, additional open circuit transmission line stub with 90-degree electrical length at third harmonic is required (1.5 GHz, 1.5 W, 90%)

Another Style of Design for Class E


This is not an ideal choke, it is carefully tuned to




This resonator is tuned to fo (not mistuned as in classical Class E)


Approach of Grebbenikov and Jaeger

Grebbenikov Design Implemented with Transmission Lines for LDMOS Switch



Grebbenikov Design Implemented with Transmission Lines And HBTs for handsets







D. Su et al, 1999

Wang, Popp et al IMS2005

World Record 2.0 GHz High Efficiency GaN Amplifier



- Class E Hybrid amplifier
- Vd = 30 volts
- 50Ω input/output
- 10 W Pour, 88% Drain Efficiency!
 - 1.9 2.1 GHz!







Design Issues for Class E

1) Peak voltage across switch reaches 3.6 x Vdd for nominal design (so need a high breakdown device)

In presence of output mismatch this can be 5x Vdd or more (it can be risky without an isolator!)

2) There is a maximum frequency possible to achieve class E operation, which depends on Cout and Vdd

For Grebbenikov design, this is

Fmax= 0.08 *Pout/(Cout Vdd²)


To maximize frequency need to minimize Cout. Chip-on-board could avoid package stray C (but need to get very good die attach for heat sinking)


(If try to operate at f above fmax, can get V=0 but not dV/dt=0 when switch closes).

Want to achieve high efficiency mode of operation Heavy compression - near switching mode

Simulated Efficiency vs Harmonic Load Reactance


X2=Im(Znet) at 2fo X3=Im(Znet) at 3fo






X1=0


Simulated Efficiency vs Harmonic Load Reactance



Simulated Efficiency vs Harmonic Load Reactance




Simulated Efficiency vs Harmonic Load Reactance




Efficiency Optimization

Contours of PAE Vs X2,X3 (fixed X1)




Drain Voltage and Current Waveforms* For Optimal Matching

Waveforms show "switching" behavior near zero during portion of cycle Requires even harmonics for voltage





Best: Overdriven Class "J"
Intermediate between Class E
and Class F-1




- both are

Representative simulated results *Current is through current generator only; Cds capacitive current is de-embedded





PAE vs X1 / |ZL|, X2 / |ZL| and |X3| / |ZL|



Performance Dependence on Harmonic Content

Efficiency increases with harmonics

Class F	1 (class A)	2	3	4	5
Harmonics					
Ideal drain	50	71	82	87	91
efficiency %					
Power output	0.125		0.144		0.151
capability					

 Overdrive the amplifier to generate harmonics



Linearity Issues for High Efficiency Amplifier Modes

Switching mode amplifier output has constant envelope determined by power supply, not by switch drive power
supply used for phase modulated signals only

Class F amplifier can have acceptable linearity - but η drops

A key difficulty in optimizing efficiency for waveforms with time varying envelope is:

Need to minimize voltage across transistor, so want Vt= Vsupply - Vrf =0

How to arrange this if Vrf varies?