

D27128 128K (16K x 8) UV ERASABLE PROM

- 250 ns Maximum Access Time . . . HMOS*-E Technology
- Compatible with High-Speed 8 MHz iAPX 186...Zero WAIT State
- Two-Line Control
- Pin Compatible to 2764 EPROM
- Industry Standard Pinout . . . JEDEC Approved
- ±10% V_{CC} Tolerance Available
- Low Active Current . . . 100 mA Max.
- inteligent Programming™ Algorithm

The Intel 27128 is a 5V only, 131,072-bit ultraviolet erasable and electrically programmable read-only memory (EPROM). The standard 27128 access time is 250 ns which is compatible with high-performance microprocessors such as Intel's 8 MHz iAPX 186. In these systems the 27128 allows the microprocessor to operate without the addition of WAIT states. The 27128 is also compatible with the 12 MHz 8051 family.

An important 27128 feature is the separate output control, Output Enable (\overline{OE}) from the Chip Enable control (\overline{CE}). The \overline{OE} control eliminates bus contention in microprocessor systems. Intel's Application Note AP-72 describes the microprocessor system implementation of the \overline{OE} and \overline{CE} controls on Intel's EPROMs. AP-72 is available from Intel's Literature Department.

The 27128 has standby mode which reduces the power consumption without increasing access time. The maximum active current is 100 mA, while the maximum standby current is only 40 mA. The standby mode is selected by applying a TTL-high signal to the CE input.

 $\pm 10\%$ V_{CC} tolerance is available as an alternative to the standard $\pm 5\%$ V_{CC} tolerance for the 27128. This can allow the system designer more leeway with regard to his power supply requirements and other system parameters.

The 27128 is fabricated with HMOS*-E technology, Intel's high-speed N-channel MOS Silicon Gate Technology.




Figure 1. Block Diagram

MODE SELECTION

IVI	UU	_ 3	CLE		IOL	4	
Pins	(Z0)	OE (22)	PGM (27)	A9 (24)	Vpe (1)	VCC (28)	
Read	V.,	٧.ر	VIH	×	VCC	VCC	Dour
Output Disable	VIL	VIH	V _{iH}	х		٧٩٩	High Z
Standby	V, H	x	×	x	Vcc	Vcc	High Z
Program	٧٨	VIH	٧٠١	X	Vpp.	VCC	
Venity	Vit	٧١ر	V, H	X	Vpp	VCC	Dour
Program innigit	V, 10	×	x	×	۷۹۶		High Z
inteligent Identifier	V _I L	٧١٢	VIH.		VCC	Vcc.	Code
inteligent Programming	٧٠١	VIH	٧٠١	X	مو٧	VCC	O _{IN}

NOTES.

1. X can be V_{IH} or V_{IL} 2. V_H + 12.0V = 0.5V

"HMOS is a patented process of Intel Corporation.

27256	2764	2732A	2716	271	128	2716	2732A	2764	27256
Vpp	Vpp	ŀ		 	20 Vcc			Vcc	Vcc
A,2	A12	1	1	A12 2	27 🗀 FGM		ŀ	PGM	Ata
A7	A7	A-7	A,	^ 7□3	26 🗖 A.3	Vcc	Vcc	N.C.	A,,
Ag	As	A,	Ag	*□ •	25 🏳 As	A,	Α,	A,	Ag
Α,	Α,	A ₅	Α,	^ 5□5	24 🔲 🗛	Α,	A,	A,	A,
A.	A4	A	A	^4□•	23 🗖 A.,	وولا	A,,	A.,	A.,
A ₃	A3	Ag	A ₃	A3 🗖 7	22 🗖 ਹੋ€	ŌĒ	Œ/Ve.	ᅊ	ਰਵ
Az	Az	A ₂	Az	A2 ☐ 8	27 🗖 410	A.0	A10	A.o	A,0
Α,	Α,	Α,	Α,	4, □ ,	20 🗖 ⋶₹	CE	CE	CE	CE
Ao	Ag	Ao	A ₀	40 □ 10	19 🗖 07	0,	0,	0,	٥,
00	0,	00	0,		14 🗀 04	0,	0,	0,	0,
ο,	0,	0,	0,	01 🗖 12	17 🗖 05	0,	0,	0,	0,
0,	O,	O ₂	02	02 🔲 13	16 🗀 04	0.	0.	0.	0.
Gng	Gnd	Gnd	Gnd	GND	15 🗆 03	0,	0,	0,	0,

NOTE INTEL UNIVERSAL SITE COMPATIBLE EPROX: PIN CONFIGURATIONS ARE SHOWN IN THE BLOCKS ADJACENT TO THE 27129 PINS

Figure 2. Pin Configurations

PIN NAMES

	A0-A13	ADDRESSES
	ĈΈ	CHIP ENABLE
- 1	ŌĒ	OUTPUT ENABLE
	0,-0.	OUTPUTS
	PGM	PROGRAM
	N.C.	NO CONNECT

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias10°C to +80°C
Storage Temperature65°C to +125°C
All Input or Output Voltages with
Respect to Ground+7.0V to -0.6V
Voltage on Pin 24 with
Respect to Ground+13.5V to -0.6V
Vpp Supply Voltage with Respect to Ground

During Programming+22V to -0.6V

*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. AND A.C. OPERATING CONDITIONS DURING READ

	27128	27128-3	27128-4	27128-25	27128-30	27128-45
Operating Temperature Range	0°C-70°C	0°C-70°C			0°C-70°C	
V _{CC} Power Supply 1.2	5V = 5%	5V ± 5%	5V = 5%	5V = 10%	5V = 10%	5V - 10%
Vpp Voltage ²	Vpp = VCC	VPP = VCC				

READ OPERATION D.C. CHARACTERISTICS

			Limits	•			
Symbol	Parameter	Min.	Тур	Max	Units	Test Conditions	
l _{L1}	Input Load Current			10	μА	V _{IN} = 5.5V	
l _{LO}	Output Leakage Current			10	μА	V _{out} = 5.5V	
J pp, 2	V _{PP} Current Read/Standby			5	mA	V _{pp} = 5.5V	
l _{cc} ,²	V _{cc} Current Standby		15	40	mA	CE = V _{IH}	
lccz²	V _{cc} Current Active		60	100	mA	CE = OE = V _{IL}	
Vit	Input Low Voltage	 1		8	V	CE = OE = V _{IL}	
V _{IH}	Input High Voltage	 2.0		V _{cc} + 1	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \		
VoL	Output Low Voltage						
Vom	Output High Voltage	 2.4		.45	\ \ \ \ \	l _{ot} = 2.1 mA	

A.C. CHARACTERISTICS

		27128-25 & 27128 Limits		27128-30 & 27128-3 Limits		27128-45 & 27128-4 Limits			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Units	Test Conditions
TACC	Address to Output Delay		250		300		450	ns	CE = OE = V,
^t CE	CE to Output Delay		250	4	300		450	ns	OE = V _{IL}
^t OE	ŌĒ to Output Delay		100		120		150	ns	CE=VIL
tof*	OE High to Output Float	0	60	0	105	0	130	ns	CE = VIL
^t он	Output Hold from Addresses, CE or OE Whichever Occurred First	0		0		0		ns	CE = OE = VII


- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 V_{PP} may be connected directly to V_{CC} except during programming. The supply current would then be the sum of I_{CC} and I_{PP1}.
 Typical values are for t_A = 25°C and nominal supply voltages.
- 4. This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram on page 3.

CAPACITANCE (TA = 25°C, f = 1 MHz)


Symbol	Parameter	Typ. 1	Max.	Unit	Conditions
C _{IN} ²	Input Capacitance	4	6	ρF	V _{IN} = 0V
Cour	Output Capacitance	8	12	pF	V _{our} = 0V

A.C. TESTING INPUT/OUTPUT WAVEFORM

A.C. TESTING LOAD CIRCUIT



A.C. WAVEFORMS



NOTES:

- Typical values are for T_A = 25°C and nominal supply voltages.
 This parameter is only sampled and is not 100% tested.
 OE may be delayed up to t_{ACC}—t_{OE} after the falling edge of CE without impact on t_{ACC}.
 t_{DF} is specified from OE or CE, whichever occurs first.

intط

STANDARD PROGRAMMING

D.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^{\circ}C$, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$ (see Note 1) $_{\bullet}$?

			Limits				
Symbol	Parameter	Min.	Max.	Unit	Test Conditions		
ا <i>ل</i> ا	Input Current (All Inputs)		10	μА	VIN = VIL OF VIH		
VOL	Output Low Voltage During Verify		0.45	٧	loL = 2.1 mA		
VOH	Output High Voltage During Verify	2.4		٧	OH = -400 μA		
VIL	Input Low Level (All Inputs)	-0.1	0.8	٧			
V _{IH}	Input High Level	2.0	Vcc + 1	٧			
lcc1	V _{CC} Supply Current (Program Inhibit)		40	mA	CE = VIH		
l _{CC2}	VCC Supply Current (Program & Verify)		100	mA			
PP2	Vpp Supply Current (Program)		30	mΑ	CE = VIL = PGM		
PP3	Vpp Supply Current (Verify)		5	mA	CE = VIL PGM = VIH		
PP4	Vpp Supply Current (Program Inhibit)	 	5	mA	CE = VIH		
Vio	Ag Inteligent Identifier Voltage	11.5	12.5	v			

A.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^{\circ}$ C, $V_{CC} = 5V \pm 5\%$, $V_{PP} = 21V \pm 0.5V$ (see Note 1)


			Li	mits			
Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions*	
tas	Address Setup Time	2			μS		
t _{oes}	OE Setup Time	2		~	μs		
tos	Data Setup Time	2			μs	<u></u>	
t _{AH}	Address Hold Time	0			μs		
t _{om}	Data Hold Time	2			μs		
torp2	Output Enable to Output Float Delay	0		130	ns		
tys	V _{pp} Setup Time	2			μs		
tew	PGM Pulse Width During Programming	45	50	55	ms		
tces	CE Setup Time	2			μs	·	
toe	Data Valid from OE			150	ns		

*A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%) 20 ns Input Timing Reference Level 0.8V and 2.0V Output Timing Reference Level 0.8V and 2.0V

V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
 This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram on page 5.

STANDARD PROGRAMMING WAVEFORMS



ERASURE CHARACTERISTICS

The erasure characteristics of the 27128 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000–4000 Å range. Data show that constant exposure to room level fluorescent lighting could erase the typical 27128 in approximately 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the 27128 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the 27128 window to prevent unintentional erasure.

The recommended erasure procedure for the 27128 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 15 Wsec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12000 $\mu \text{W/cm}^2$ power rating. The 27128 should be placed within 1 inch of the lamp tubes during erasure. The maximum integrated dose a 27128 can be exposed to without damage is 7258 Wsec/cm² (1 week @

12000 µW/cm²). Exposure of the 27128 to high intensity UV light for long periods may cause permanent damage.

DEVICE OPERATION

The eight modes of operation of the 27128 are listed in Table 1. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for inteligent Identifier mode.

Table 1. Mode Selection

Pins	CE (20)	OE (22)	PGM (27)	Ag (24)	V _{РР} (1)	V _{CC} (28)	Outputs (11-13, 15-19)
Read	VIL	VIL	VIH	X	Vcç	VCC	DOUT
Output Disable	VIL	٧н	ViH	X	Vcc	Vcc	High Z
Standby	VIH	x	х	X	Vcc	Vсс	High Z
Program	۷۱ر	VIH	VIL	X	۷ρρ	Vcc	DIN
Verify	۷۱۲	۷۱۲	VIH	X	۷ρρ	VCC	DOUT
Program Inhibit	VIH	Х	X	X	۷рр	Vcc	High Z
inteligent Identifier	VIL	۷۱۲	VIH	٧н	Vcc	Vcc	Code
int _e ligent Programming	۷۱۲	٧н	VIL	X	Vpp	Vсс	DIN

NOTES:

- 1. X can be VIH or VIL
- 2. VH = 12.0V =0.5V

READ MODE

The 27128 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable ($\overline{\text{CE}}$) is the power control and should be used for device selection. Output Enable ($\overline{\text{OE}}$) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the address access time (t_{ACC}) is equal to the delay from $\overline{\text{CE}}$ to output (t_{CE}). Data is available at the outputs after a delay of t_{OE} from the falling edge of $\overline{\text{OE}}$, assuming that $\overline{\text{CE}}$ has been low and addresses have been stable for at least $t_{ACC} - t_{OE}$.

STANDBY MODE

The 27128 has standby mode which reduces the maximum active current from 100 mA to 40 mA. The 27128 is placed in the standby mode by applying a TTL-high signal to the $\overline{\text{CE}}$ input. When in standby mode, the outputs are in a high impedance state, independent of the $\overline{\text{OE}}$ input.

Output OR-Tieing

Because EPROMs are usually used in larger memory arrays, Intel has provided 2 control lines which accommodate this multiple memory connection. The two control lines allow for:

- a) the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur.

To use these two control lines most efficiently, \overline{CE} (pin 20) should be decoded and used as the primary device selecting function, while \overline{OE} (pin 22) should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus. This assures that all deselected memory devices are in their low power standby mode and that the output pins are active only when data is desired from a particular memory device.

System Considerations

The power switching characteristics of HMOS-E EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer—the standby current level, the active current level, and the transient current peaks that are produced by the falling and rising edges of Chip Enable. The magnitude of these

transient current peaks is dependent on the output capacitive loading of the device. The associated transient voltage peaks can be suppressed by complying with Intel's Two-Line Control, as detailed in Intel's Application Note, AP-72, and by properly selected decoupling capacitors. It is recommended that a 0.1 μ F ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7 μF bulk electrolytic capacitor should be used between VCC and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage droop caused by the inductive effects of PC board traces.

PROGRAMMING MODES

Caution: Exceeding 22V on pin 1 (Vpp) will permanently damage the 27128.

Initially, and after each erasure, all bits of the 27128 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The 27128 is in the programming mode when Vpp input is at 21V and \overline{CE} and \overline{PGM} are both at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Standard Programming

For programming, \overline{CE} should be kept TTL-low at all times while V_{PP} is kept at 21V. When the address and data are stable, a 50 msec, active-low, TTL program pulse is applied to the \overline{PGM} input. A program pulse must be applied at each address location to be programmed. You can program any location at any time—either individually, sequentially, or at random. The program pulse has a maximum width of 55 msec.

Programming of multiple 27128s in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the paralleled 27128s may be connected together when they are programmed with the same data. A low-level TTL pulse applied to the PGM input programs the paralleled 27128s.

1




Figure 3. 27128 inteligent Programming™ Flowchart —

Program Inhibit

Programming of multiple 27128s in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level \overline{CE} or \overline{PGM} input inhibits the other 27128s from being programmed. Except for \overline{CE} , all like inputs (including \overline{OE}) of the parallel 27128s may be common. A TTL low-level pulse applied to the \overline{CE} and \overline{PGM} inputs with V_{PP} at 21V will program the selected 27128.

Verify

A verify should be performed on the programmed bits to determine that they have been correctly

programmed. The verify is performed with $\overline{\text{CE}}$ and $\overline{\text{OE}}$ at V_{IL} , $\overline{\text{PGM}}$ at V_{IH} and V_{PP} at 21V.

inteligent Programming™Algorithm

The 27128 inteligent Programming Algorithm allows Intel 27128s to be programmed in a significantly faster time than the standard 50 msec per byte programming routine. Typical programming times for 27128s are on the order of two minutes, which is a six-fold reduction in programming time from the standard method. This fast algorithm results in the same reliability characteristics as the standard 50 msec algorithm. A flowchart of the 27128 inteligent

Programming Algorithm is shown in Figure 3. This is compatible with the 2764 inteligent Programming Algorithm.

With the standard programming method, data is programmed into a selected 27128 location by a single 50 msec, active-low, TTL pulse applied to the PGM pin. The inteligent Programming Algorithm utilizes two different pulse types: initial and overprogram. The duration of the initial PGM pulse(s) is one millisecond, which will then be followed by a longer overprogram pulse of length 4X msec. X is an itera-

tion counter and is equal to the number of the initial one millisecond pulses applied to a particular 27128 location, before a correct verify occurs. Up to 15 one-millisecond pulses per byte are provided for before the overprogram pulse is applied.

The entire sequence of program pulses and byte verifications is performed at $V_{\rm CC}=6.0 {\rm V}$ and $V_{\rm PP}=21.0 {\rm V}$. When the inteligent Programming cycle has been completed, all bytes should be compared to the original data with $V_{\rm CC}=V_{\rm PP}=5.0 {\rm V}$.

int_eligent Programming™Algorithm

D.C. PROGRAMMING CHARACTERISTICS: $T_A = 25 \pm 5^{\circ}\text{C}$, $V_{CC} = 6.0\text{V} \pm 0.25\text{V}$, $V_{PP} = 21\text{V} \pm 0.5\text{V}$

			Limits	Test Conditions	
Symbol	Parameter	Min.	Max.	Unit	(see Note 1)
<u>lu</u>	Input Current (All Inputs)		10	μА	VIN = VIL OF VIH
VIL	Input Low Level (All Inputs)	-0.1	0.8	V	IN IS WITH
VIH	Input High Level	2.0	Vcc+1	٧	
VOL	Output Low Voltage During Verify		0.45	V	IOL = 2.1 mA
Vон	Output High Voltage During Verify	2.4			IOH = -400 #A
ICC2	VCC Supply Current (Program & Verify)		100	m.A	- C
Ipp2	Vpp Supply Current (Program)		30	mA	CE = VIL = PGM
Vio	Ag inteligent Identifier Voltage	11.5	12.5		00 - VIE - P GIM

A.C. PROGRAMMING CHARACTERISTICS: TA = 25 ± 5°C, VCC = 6.0V ± 0.25V, Vpp = 21V + 0.5V

Symbol			Test Condition			
	Parameter	Min.	Тур.	Max.	Unit	(see Note 1)
tas	Address Setup Time	2			μs	
toes	OE Setup Time	2			μ5	
tos	Data Setup Time	2			μs	
t _{AH}	Address Hold Time	0			μs	
toh	Data Hold Time	2			μs	
torp4	Output Enable to Output Float Delay	0		130	ns	
typs	Vpp Setup Time	2			μs	
tvcs	V _{CC} Setup Time	2			μs	
tpw	PGM Initial Program Pulse Width	0.95	1.0	1.05	ms	(see Note 3)
topw	PGM Overprogram Pulse Width	3.8		63	ms	(see Note 2)
CES	CE Setup Time	2			μs	(555) (555 2)
toe	Data Valid from OE			150	ns	


*A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%)	20 ns
Input Pulse Levels	0.45V to 2 4V
Input Timing Reference Level	0.8V and 2.0V
Output Timing Reference Level	0.8V and 2.0V

NOTES:

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP}.
- The length of the overprogram pulse will vary from 3.8 msec to 63 msec as a function of the iteration counter value X.
- 3. Initial Program Pulse width tolerance is 1 msec = 5%.
- This parameter is only sampled as is not 100% tested.
 Output Float is defined as the point where data is no longer driven—see timing diagram on page 9.

int_eligent Programming™ WAVEFORMS



- NOTES:

 1. ALL TIMES SHOWN IN [] ARE MINIMUM AND IN JUSEC UNLESS OTHERWISE SPECIFIED.

 2. THE INPUT TIMING REFERENCE LEVEL IS. BY FOR A VIL. AND ZY FOR A VIH.

 3. Top AND Topp ARE CHARACTERISTICS OF THE DEVICE BUT MUST BE ACCOMMODATED BY THE PROGRAMMER.

 4. WHEN PROGRAMMING THE 27128. A 0.1 JLF CAPACITOR IS REQUIRED ACROSS VPP AND GROUND TO SUPRESS SPURIOUS VOLTAGE TRANSIENTS WHICH CAN DAMAGE THE DEVICE.

inteligent Identifier™ Mode

The inteligent Identifier Mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the 25°C = 5°C ambient temperature range.

To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 (pin 24) of the 27128. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 (pin 10) from $V_{\rm IL}$ to $V_{\rm IH}$. All other address lines must be held at $V_{\rm IL}$ during inteligent Identifier Mode.

Byte 0 (A0 = V_{IL}) represents the manufacturer code and byte 1 (A0 = V_{IH}) the device identifier code. For the Intel 27128, these two identifier bytes are given in Table 2. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (0₇) defined as the parity bit.

Intel will begin manufacturing 27128s during 1982 that will contain the int_eligent Identifier feature. Earlier generation devices will not contain identifier information, and if erased, will respond with a "one" ($V_{\rm OH}$) on each data line when operated in this mode. Programmed, pre-identifier mode 27128s will respond with the current data contained in locations 0 and 1 when subjected to the int_eligent Identifier operation.

Table 2. 27128 inteligent Identifier Bytes

Pir	ns A ₀ (10)	O ₇ (19)	O ₆ (18)	0 ₅ (17)	O ₄ (16)	O ₃ (15)	O ₂ (13)	O ₁ (12)	O ₀ (11)	Hex Data
Manufacturer Code	VIL	1	0	0	.0	1	0	0	1	89
Device Code	VIĤ	1	, 0	0	0	0	0	1	1	83