

Technical Summary

Multifunction Peripheral

The MC68901 multifunction peripheral (MFP) is a member of the M68000 Family of peripherals. The MFP directly interfaces with the MC68000 microprocessor via the asynchronous bus structure. Both vectored and polled interrupt schemes are supported with the MFP, providing unique vector number generation for each of its 16 interrupt sources. Additionally, handshake lines are provided to facilitate direct memory access controller (DMAC) interfacing.

The MC68901 performs many of the functions common to most microprocessor-based systems. The following resources are available to the user:

- Eight Individually Programmable I/O Pins with Interrupt Capability
- 16-Source Interrupt Controller with Individual Source Enable and Masking
- Four Timers, Two of which Are Multimode Timers
- Single-Channel, Full-Duplex Universal Synchronous/Asynchronous Receiver-Transmitter (USART) That Supports Asynchronous and, with the Addition of a Polynomial Generator Checker, Byte Synchronous Formats




Figure 1. Block Diagram

By incorporating multiple functions within the MFP, the system designer retains flexibility while minimizing device count.

From a programmer's point of view, the versatility of the MFP can be attributed to its register set. The registers are well organized and allow the MFP to be easily tailored to a variety of applications. All 24 registers are also directly addressable, which simplifies programming. The register map is shown in Table 1.

Table 1. MFP Register Map

Hex	Address					Acronym	Register Name
	RS5	RS4	RS3	RS2	RS1		
01	0	0	0	0	0	GPDR	General-Purpose I/O Data Register
03	0	0	0	0	1	AER	Active Edge Register
05	0	0	0	1	0	DDR	Data Direction Register
07	0	0	0	1	1	IERA	Interrupt Enable Register A
09	0	0	1	0	0	IERB	Interrupt Enable Register B
0B	0	0	1	0	1	IPRA	Interrupt Pending Register A
0D	0	0	1	1	0	IPRB	Interrupt Pending Register B
0F	0	0	1	1	1	ISRA	Interrupt In-Service Register A
11	0	1	0	0	0	ISRB	Interrupt In-Service Register B
13	0	1	0	0	1	IMRA	Interrupt Mask Register A
15	0	1	0	1	0	IMRB	Interrupt Mask Register B
17	0	1	0	1	1	VR	Vector Register
19	0	1	1	0	0	TACR	Timer A Control Register
1B	0	1	1	0	1	TBCR	Timer B Control Register
1D	0	1	1	1	0	TCDCR	Timers C and D Control Register
1F	0	1	1	1	1	TADR	Timer A Data Register
21	1	0	0	0	0	TBDR	Timer B Data Register
23	1	0	0	0	1	TCDR	Timer C Data Register
25	1	0	0	1	0	TDDR	Timer D Data Register
27	1	0	0	1	1	SCR	Synchronous Character Register
29	1	0	1	0	0	UCR	USART Control Register
2B	1	0	1	0	1	RSR	Receiver Status Register
2D	1	0	1	1	0	TSR	Transmitter Status Register
2F	1	0	1	1	1	UDR	USART Data Register

NOTE: Hex addresses assume that RS1 connects with A1, RS2 connects with A2, etc. and that \overline{DS} is connected to \overline{LDS} on the MC68000 or \overline{DS} is connected to \overline{DS} on the MC68008.

SIGNAL DESCRIPTION

The following paragraphs contain a brief description of the input and output signals. These signals can be functionally organized into groups as shown in Figure 2.

NOTE

The terms **assertion** and **negation** will be used extensively to avoid confusion when dealing with a mixture of active-low and active-high signals. The term **assert** or **assertion** is used to indicate that a signal is active or true, independent of whether that level is represented by a high or low voltage. The term **negate** or **negation** is used to indicate that a signal is inactive or false.




Figure 2. Functional Signal Groups

VCC AND GND

9

These inputs supply power to the MFP. The VCC is powered at +5 V, and GND is the ground connection.

CLOCK (CLK)

The clock input is a single-phase TTL-compatible signal used for internal timing. This input should not be gated off at any time and must conform to minimum and maximum pulse-width times. The clock is not necessarily the system clock in frequency or phase.

DATA BUS (D0–D7)

This three-state bidirectional bus is used to receive data from or transmit data to the MFP internal registers during a processor read or write cycle, respectively. During an interrupt acknowledge cycle, the data bus is used to pass a vector number to the processor. The MFP must be located on data bus lines D0–D7 when used with an MC68000, MC68008, or MC68010 and on data bus lines D24–D31 when used with an MC68020 if vectored interrupts are used.

ASYNCHRONOUS BUS CONTROL

Asynchronous data transfers are controlled by chip select, data strobe, read/write, and data transfer acknowledge. The register select lines, RS5–RS1, select an internal MFP register for a read or write operation. The reset line initializes the MFP registers and the internal control signals.

Chip Select (\overline{CS})

This active-low input activates the MFP for internal register access. \overline{CS} and \overline{IACK} must not be asserted at the same time.

Data Strobe (\overline{DS})

This active-low input is part of the internal chip select and interrupt acknowledge functions.

Read/Write (R/\overline{W})

This input defines the current bus cycle as a read (high) or a write (low).

Data Transfer Acknowledge ($\overline{\text{DTACK}}$)

This active-low, three-state output signals the completion of the operation phase of a bus cycle to the processor. If the bus cycle is a processor read, the MFP asserts $\overline{\text{DTACK}}$ to indicate that the information on the data bus is valid. If the bus cycle is a processor write, $\overline{\text{DTACK}}$ acknowledges acceptance of the data by the MFP. $\overline{\text{DTACK}}$ is asserted only by an MFP that has $\overline{\text{CS}}$ or $\overline{\text{IACK}}$ (and $\overline{\text{IEI}}$) asserted.

REGISTER SELECT BUS (RS1–RS5)

The register select bus selects an internal MFP register during a read or write operation.

RESET ($\overline{\text{RESET}}$)

This active-low input initializes the MFP during power-up or in response to a total system reset.

INTERRUPT CONTROL

The interrupt request and interrupt acknowledge signals are handshake lines for a vectored interrupt scheme. Interrupt enable in and interrupt enable out implement a daisy-chained interrupt structure.

Interrupt Request ($\overline{\text{IRQ}}$)

This active-low, open-drain output signals the processor that an MFP interrupt is pending. Sixteen interrupt channels can generate an interrupt request. Clearing the interrupt pending registers (IPRA and IPRB) or clearing the interrupt mask registers (IMRA and IMRB) negate $\overline{\text{IRQ}}$. $\overline{\text{IRQ}}$ is also negated as the result of an interrupt acknowledge cycle unless additional MFP interrupts are pending.

9

Interrupt Acknowledge ($\overline{\text{IACK}}$)

If both $\overline{\text{IRQ}}$ and $\overline{\text{IEI}}$ are asserted, the MFP will begin an interrupt acknowledge cycle when $\overline{\text{IACK}}$ and $\overline{\text{DS}}$ are asserted. The MFP will supply the processor with a unique vector number that corresponds to the particular channel requesting interrupt service. In a daisy-chained interrupt structure, all devices in the chain must have a common $\overline{\text{IACK}}$. $\overline{\text{CS}}$ and $\overline{\text{IACK}}$ must not be asserted simultaneously.

Interrupt Enable In ($\overline{\text{IEI}}$)

This active-low input, together with the $\overline{\text{IEO}}$ signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme. $\overline{\text{IEI}}$ indicates that no higher priority device is requesting interrupt service; thus, the highest priority MFP in the chain should have $\overline{\text{IEI}}$ tied low. During an interrupt acknowledge cycle, an MFP with a pending interrupt is not allowed to pass a vector number to the processor until $\overline{\text{IEI}}$ is asserted. When the daisy-chain option is not implemented, all MFPs should have $\overline{\text{IEI}}$ tied low.

Interrupt Enable Out ($\overline{\text{IEO}}$)

This active-low output, together with the $\overline{\text{IEI}}$ signal, provides a daisy-chained interrupt structure for a vectored interrupt scheme. The $\overline{\text{IEO}}$ of a particular MFP signals lower priority devices that neither it nor any other higher priority device is requesting interrupt service. When a daisy-chain is implemented, $\overline{\text{IEO}}$ is tied to the next lower priority MFP $\overline{\text{IEI}}$. The lowest priority MFP $\overline{\text{IEO}}$ is not connected. When the daisy-chain option is not implemented, $\overline{\text{IEO}}$ is not connected.

GENERAL-PURPOSE I/O INTERRUPT LINES (I0–I7)

These lines constitute an 8-bit pin-programmable I/O port with interrupt capability. The data direction register (DDR) individually defines each line as either a high-impedance input or a TTL-compatible output. As an input, each line can generate an interrupt on the user-selected transition of the input signal.

TIMER CONTROL

These lines provide internal timing and auxiliary timer control inputs required for certain operating modes. The timer outputs are also included in this group.

Timer Inputs (TAI and TBI)

These inputs are control signals for timers A and B in the pulse-width measurement mode and the event count mode. In the pulse-width measurement mode, these signals generate interrupts at the same priority level as general-purpose I/O interrupt lines I4 and I3, respectively. Although I4 and I3 do not have interrupt capability when the timers are operated in this mode, they can still be used for I/O.

Timer Outputs (TAO, TBO, TCO, and TDO)

Each timer has an associated output that toggles when its main counter counts through \$01, regardless of which operational mode is selected. In the delay mode, the timer output will be a square wave with a period equal to two timer cycles. This output can be used to supply the USART baud rate clocks.

Timer Clock (XTAL1 and XTAL2)

This input provides the timing signal for the four timers. A crystal can be connected between the timer clock inputs, XTAL1 and XTAL2, or XTAL1 can be driven with a TTL-level clock while XTAL2 is not connected. The following crystal parameters are suggested:

- a. Parallel resonance, fundamental mode AT-cut, HC6 or HC33 holder
- b. Frequency tolerance measured with 18 pF load (0.1% accuracy) — drive level 10 μ W
- c. Shunt capacitance equals 7 pF
- d. Series resistance:
 $2.0 < f < 2.7 \text{ MHz}; R_s \leq 300 \Omega$
 $2.8 < f < 4.0 \text{ MHz}; R_s \leq 150 \Omega$

SERIAL I/O

The full-duplex serial channel is implemented by a serial input line. The independent receive and transmit sections can be clocked by separate timing signals on the receiver clock input and the transmitter clock input.

Serial Input (SI)

This line is the USART receiver data input. SI is not used in the USART loopback mode.

Serial Output (SO)

This line is the USART transmitter data output. SO is in a high-impedance state after a device reset.

9

Receiver Clock (RC)

This input controls the serial bit rate of the receiver. The signal can be supplied by the timer output lines or an external TTL-level clock that meets the minimum and maximum cycle times. This clock is not used in the USART loopback mode.

Transmitter Clock (TC)

This input controls the serial bit rate of the transmitter. This signal can be supplied by the timer output lines or an external TTL-level clock that meets the minimum and maximum cycle times.

DIRECT MEMORY ACCESS CONTROL

The USART section of the MFP supports direct memory access (DMA) transfers through its receiver ready and transmitter ready status lines.

Receiver Ready (\overline{RR})

This active-low output reflects the receiver buffer full (bit 7 in the receiver status register) for DMA operations.

Transmitter Ready (\overline{TR})

This active-low output reflects the transmitter buffer empty (bit 7 in the transmitter status register) for DMA operations.

SIGNAL SUMMARY

Table 2 is a summary of all signals.

Table 2. Signal Summary

Signal Name	Mnemonic	I/O	Active State
Power Input	V _{CC}	Input	High
Ground	GND	Input	Low
Clock	CLK	Input	N/A
Chip Select	\overline{CS}	Input	Low
Data Strobe	\overline{DS}	Input	Low
Read/Write	R/ \overline{W}	Input	High/Low
Data Transfer Acknowledge	\overline{DTACK}	Output	Low
Register Select Bus	RS1–RS5	Input	N/A
Data Bus	D0–D7	I/O	N/A
Reset	\overline{RESET}	Input	Low
Interrupt Request	\overline{IRQ}	Output	Low
Interrupt Acknowledge	\overline{IACK}	Input	Low
Interrupt Enable In	\overline{IEI}	Input	Low
Interrupt Enable Out	\overline{IEO}	Output	Low
General Purpose I/O	I0–I7	I/O	N/A
Timer Clock	XTAL1, XTAL2	Input	N/A
Timer Inputs	TAI, TBI	Input	N/A
Timer Outputs	TAO, TBO, TCO, TDO	Output	N/A
Serial Input	SI	Input	N/A
Serial Output	SO	Output	N/A
Receiver Clock	RC	Input	N/A
Transmitter Clock	TC	Input	N/A
Receiver Ready	\overline{RR}	Output	Low
Transmitter Ready	\overline{TR}	Output	Low

BUS OPERATION

The following paragraphs explain the control signals and bus operation during data transfer, interrupt acknowledge, and reset operations.

DATA TRANSFER OPERATION

9

Transfer of data between devices involves the following signals:

Register Select Bus — RS1–RS5

Data Bus — D0–D7

Control Signals

The address and data buses are separate parallel buses used to transfer data using an asynchronous bus structure. In all cases, the bus master assumes responsibility for deskewing all signals it issues at both the start and end of a cycle. Additionally, the bus master is responsible for deskewing the acknowledge and data signals from the peripheral devices.

Read Cycle

To read an MFP register, \overline{CS} and \overline{DS} must be asserted, and R/\overline{W} must be high. The MFP places the contents of the register selected by the register select bus on the data bus, and then asserts \overline{DTACK} . The register addresses are shown in Table 1.

After the processor has latched the data, it negates \overline{DS} . The negation of either \overline{CS} or \overline{DS} terminates the read operation. The MFP drives \overline{DTACK} high and places it and the data bus in the high-impedance state.

Write Cycle

To write an MFP register, \overline{CS} and \overline{DS} must be asserted, and R/\overline{W} must be low. The MFP decodes the register select bus to determine which register is selected. The register is loaded with the contents of the data bus, and \overline{DTACK} is asserted. When the processor recognizes \overline{DTACK} , it negates \overline{DS} . The write cycle is terminated when either \overline{CS} or \overline{DS} is negated. The MFP drives \overline{DTACK} high and places it in the high-impedance state.

INTERRUPT ACKNOWLEDGE OPERATION

The MFP has 16 interrupt sources: eight internal and eight external. When an interrupt request is pending, the MFP asserts \overline{IRQ} . In a vectored interrupt scheme, the processor acknowledges the interrupt request by performing an interrupt acknowledge cycle. \overline{IACK} and \overline{DS} are asserted. The MFP responds to \overline{IACK} by placing a vector number on the data bus. This vector number corresponds to the particular interrupt channel requesting service.

When the MFP asserts \overline{DTACK} to indicate that valid data is on the bus, the processor latches the data and terminates the bus cycle by negating \overline{DS} . When either \overline{DS} or \overline{IACK} is negated, the MFP terminates the interrupt acknowledge operation by driving \overline{DTACK} high and placing it in the high-impedance state. \overline{IRQ} is negated as a result of the interrupt acknowledge cycle unless additional interrupts are pending.

The MFP can be part of a daisy-chain interrupt structure that allows multiple MFPs to be placed at the same interrupt level by sharing a common $\overline{\text{IACK}}$ signal. A daisy-chain priority scheme is implemented with signals $\overline{\text{IEI}}$ and $\overline{\text{IEO}}$. $\overline{\text{IEI}}$ indicates that no higher priority device is requesting interrupt service. $\overline{\text{IEO}}$ signals lower priority devices that neither this device nor any higher priority MFP is requesting service. To daisy-chain MFPs, the highest priority MFP has $\overline{\text{IEI}}$ tied low, and successive MFPs have $\overline{\text{IEI}}$ connected to the next higher priority MFP $\overline{\text{IEO}}$. Note that when the daisy-chain interrupt structure is not implemented, the $\overline{\text{IEI}}$ s of all MFPs must be tied low, and the $\overline{\text{IEO}}$ s must be left unconnected.

When the processor initiates an interrupt acknowledge cycle by driving $\overline{\text{IACK}}$ and $\overline{\text{DS}}$, the MFP, whose $\overline{\text{IEI}}$ is low, may respond with a vector number if an interrupt is pending. If this device does not have a pending interrupt, $\overline{\text{IEO}}$ is asserted, which allows the next lower priority device to respond to the interrupt acknowledge. When an MFP propagates $\overline{\text{IEO}}$, it will not drive the data bus nor $\overline{\text{DTACK}}$ during the interrupt acknowledge cycle.

RESET OPERATION

The reset operation initiates the MFP to a known state. The reset operation requires that $\overline{\text{RESET}}$ be asserted for a minimum of 2 μs . During a device reset condition, all internal MFP registers are cleared except the timer data registers (TADR, TBDR, TCDR, and TDDR), the USART data register (UDR), and the transmitter status register (TSR). All timers are stopped, the USART receiver and transmitter are disabled, and the serial output (SO) line is placed in high impedance. The interrupt channels are also disabled, and any pending interrupts are cleared. In addition, the general-purpose interrupt I/O lines are placed in the high-impedance input mode, and the timer outputs are driven low. External MFP signals are negated. Since the vector register (VR) is initialized to a \$00, an uninitialized MFP may not respond to an interrupt acknowledge cycle with the uninitialized interrupt vector, \$0F.

INTERRUPT STRUCTURE

9

In an M68000 system, the MFP is assigned to one of the seven possible interrupt levels. All interrupt service requests from the 16 MFP interrupt channels are presented at this level. As an interrupt controller, the MFP internally prioritizes the 16 interrupt sources. Additional interrupt sources can be placed at the same interrupt level by daisy-chaining multiple MFPs. The MFPs are prioritized by their position in the chain.

INTERRUPT PROCESSING

Each MFP provides individual interrupt capability for its various functions. When an interrupt is received on one of the external interrupt channels or from one of the internal interrupt channels, the MFP will request interrupt service. The 16 interrupt channels are assigned a fixed priority so that multiple pending interrupts are serviced according to their relative importance. Since the MFP can generate 16 vector numbers, the unique vector number that corresponds to the highest priority channel having a pending interrupt is presented to the processor during an interrupt acknowledge cycle. This unique vector number allows the processor to immediately begin execution of the interrupt handler for the interrupting source, decreasing interrupt latency.

Interrupt Channel Prioritization

The 16 interrupt channels are prioritized from highest (I7) to lowest (I0). The priority of the interrupt is determined by the least significant four bits in the interrupt vector number, which is internally generated by the MFP. Pending interrupts are presented to the processor in order of priority unless they have been masked. By selectively masking interrupts, the channels are, in effect, reprioritized.

Interrupt Vector Number

During an interrupt acknowledge cycle, a unique 8-bit interrupt vector number, which corresponds to the specific interrupt source requesting service, is presented to the system.

7	6	5	4	3	2	1	0
V7	V6	V5	V4	IV3	IV2	IV1	IV0

V7–V4 — Copied from the vector register

IV3–IV0 — Determine highest priority channel requesting interrupt

IV3	IV2	IV1	IV0	Description
1	1	1	1	General-Purpose Interrupt 7 (I7)
1	1	1	0	General-Purpose Interrupt 6 (I6)
1	1	0	1	Timer A
1	1	0	0	Receiver Buffer Full
1	0	1	1	Receive Error
1	0	1	0	Transmit Buffer Empty
1	0	0	1	Transmit Error
1	0	0	0	Timer B
0	1	1	1	General-Purpose Interrupt 5 (I5)
0	1	1	0	General-Purpose Interrupt 4 (I4)
0	1	0	1	Timer C
0	1	0	0	Timer D
0	0	1	1	General-Purpose Interrupt 3 (I3)
0	0	1	0	General-Purpose Interrupt 2 (I2)
0	0	0	1	General-Purpose Interrupt 1 (I1)
0	0	0	0	General-Purpose Interrupt 0 (I0)

Vector Register (VR)

This 8-bit register determines the four most significant bits in the interrupt vector format and which end-of-interrupt mode is used in a vectored interrupt scheme. The vector register should be written to before writing to the interrupt mask or enable registers to ensure that the MC68901 responds to an interrupt acknowledge cycle with a vector number that is not in the range of allowable user vectors.

7	6	5	4	3	2	1	0
V7	V6	V5	V4	S	—	—	—
RESET:							
0	0	0	0	0	U	U	U

V7–V4 — Written by user to set the most significant four bits of interrupt vector number.

S — In-Service Register Enable

1 = Software end-of-interrupt mode and in-service register bits enabled.

0 = Automatic end-of-interrupt mode and in-service register bits forced low.

Bits 2–0 — Not used

DAISY-CHAINING MFPs

As an interrupt controller, the MFP will support eight external interrupt sources in addition to its eight internal interrupt sources. When a system requires more than eight external interrupt sources to be placed at the same interrupt level, sources can be added to the prioritized structure by daisy-chaining MFPs. Interrupt sources are prioritized internally within each MFP, and the MFPs are prioritized by their position in the chain. Unique vector numbers are provided for each interrupt source.

The \overline{IEI} and \overline{IEO} signals implement the daisy-chained structure. The \overline{IEI} of the highest priority MFP is tied low, and the \overline{IEO} of this device is tied to the next highest priority MFP \overline{IEI} . The \overline{IEI} and \overline{IEO} signals are daisy-chained in this manner for all the MFPs in the chain with the lowest priority MFP \overline{IEO} left unconnected. Figure 3 shows a diagram of the interrupt daisy-chain.

Daisy-chaining requires that all devices in the chain have a common \overline{IACK} . When the common \overline{IACK} is asserted during an interrupt acknowledge cycle, all devices prioritize interrupts in parallel. When \overline{IEI} to an MFP is asserted, the device may respond to the interrupt acknowledge cycle if it requires interrupt service. Otherwise, the device will assert \overline{IEO} to the next lower priority device. Thus, priority is passed down the chain via \overline{IEI} and \overline{IEO} until a part having a pending interrupt is reached. The part with the pending interrupt passes a vector number to the processor and does not propagate \overline{IEO} .




Figure 3. Daisy-Chain Interrupt Structure

INTERRUPT CONTROL REGISTERS

9

MFP interrupt processing is managed by the enable registers A and B, interrupt pending registers A and B, and interrupt mask registers A and B. These registers allow the programmer to enable or disable individual interrupt channels, mask individual interrupt channels, and access pending interrupt status information. In-service registers A and B allow interrupts to be nested.

Interrupt Enable Registers (IERA, IERB)

The interrupt channels are individually enabled or disabled by writing a one or a zero, respectively, to the appropriate bit of IERA or IERB. The processor may read these registers at any time.

When a channel is enabled, interrupts received on the channel are recognized by the MFP, and \overline{IRQ} is asserted to the processor, indicating that interrupt service is required. On the other hand, a disabled channel is completely inactive; interrupts received on the channel are ignored by the MFP.

Writing a zero to a bit of IERA or IERB causes the corresponding bit of the IPR to be cleared, which terminates all interrupt service requests for the channel and also negates \overline{IRQ} unless interrupts are pending from other sources. Disabling a channel, however, does not affect the corresponding bit in ISRA or ISRB. Therefore, if the MFP is in the software end-of-interrupt mode and an interrupt is in service when a channel is disabled, the in-service bit of that channel will remain set until cleared by software.

7	6	5	4	3	2	1	0
GPI7	GPI6	TIMER A	RCV BUFFER FULL	RCV ERROR	XMIT BUFFER EMPTY	XMIT ERROR	TIMER B


7	6	5	4	3	2	1	0
GPI5	GPI6	TIMER C	TIMER D	GPI3	GPI2	GPI1	GPI0

RESET:

0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---


Interrupt Pending Registers (IPRA, IPRB)

When an interrupt is received on an enabled channel, the corresponding interrupt pending bit is set in IPRA or IPRB. In a vectored interrupt scheme, this bit will be cleared when the processor acknowledges the interrupting channel and the MFP responds with a vector number. In a polled interrupt scheme, the IPRs must be read to determine the interrupting channel, and then the interrupt pending bit is cleared by the interrupt handling routine without performing an interrupt acknowledge sequence.



Interrupt Mask Registers (IMRA, IMRB)

Interrupts are masked for a channel by clearing the appropriate bit in IMRA or IMRB. Even though an enabled channel is masked, the channel will recognize subsequent interrupts and set its interrupt pending bit. However, the channel is prevented from requesting interrupt service (\overline{IRQ} to the processor) as long as the mask bit for that channel is cleared. If a channel is requesting interrupt service at the time that its corresponding bit in IMRA or IMRB is cleared, the request will cease, and \overline{IRQ} will be negated unless another channel is requesting interrupt service. Later, when the mask bit is set, any pending interrupt on the channel will be processed according to the channel's assigned priority. IMRA and IMRB may be read at any time. Figure 4 shows a conceptual circuit of an MFP interrupt channel.






Figure 4. Conceptual Circuits of an Interrupt Channel

Interrupt In-Service Registers (ISRA, ISRB)

These registers indicate whether interrupt processing is in progress for a certain channel. A bit is set whenever an interrupt vector number is passed for a interrupt channel and the S-bit of the vector register is a one. The bit is cleared whenever interrupt service is complete for an associated interrupt channel, the S-bit of the vector register is cleared, or the processor writes a zero to the bit.

7	6	5	4	3	2	1	0
GPIP7	GPIP6	TIMER A	RCV BUFFER FULL	RCV ERROR	XMIT BUFFER EMPTY	XMIT ERROR	TIMER B

7	6	5	4	3	2	1	0
GPIP5	GPIP6	TIMER C	TIMER D	GPIP3	GPIP2	GPIP1	GPIP0

RESET:							
0	0	0	0	0	0	0	0

NESTING MFP INTERRUPTS

In an M68000 vectored interrupt system, the MFP is assigned to one of seven possible interrupt levels. When an interrupt is received from the MFP, an interrupt acknowledge for that level is initiated. Once an interrupt is recognized at a particular level, interrupts at the same level or below are masked by the processor. As long as the processor's interrupt mask is unchanged, the M68000 interrupt structure prohibits nesting the interrupts at the same interrupt level. However, additional interrupt requests from the MFP can be recognized before a previous channel's interrupt service routine is finished by lowering the processor's interrupt mask to the next lower interrupt level within the interrupt handler.

When nesting MFP interrupts, it may be desirable to permit interrupts on any MFP channel, regardless of its priority, to preempt or delay interrupt processing of an earlier channel's interrupt service request. It may be desirable to only allow subsequent higher priority channel interrupt requests to supercede previously recognized lower priority interrupt requests. The MFP interrupt structure provides the flexibility by offering two end-of-interrupt options for vectored interrupt schemes. Note that the end-of-interrupt modes are not active in a polled interrupt scheme.

GENERAL-PURPOSE I/O PORT

The general-purpose I/O port (GPIP) provides eight I/O lines (I0–I7) that may be operated as either inputs or outputs under software control. In addition, these lines may optionally generate an interrupt on either a positive transition or a negative transition of the input signal. The flexibility of the GPIP allows it to be configured as an 8-bit I/O port or for bit I/O. Since interrupts are enabled on a bit-by-bit basis, a subset of the GPIP can be programmed as handshake lines, or the port can be connected to as many as eight external interrupt sources, which would be prioritized by the MFP interrupt controller for the interrupt service.

M6800 INTERRUPT CONTROLLER

The MFP interrupt controller is particularly useful in a system having many M6800-type devices. Typically, in a vectored M68000 system, M6800 peripherals use the autovector corresponding to their assigned interrupt level since they cannot provide a vector number in response to an interrupt acknowledge cycle. The autovector interrupt handler must then poll all M6800 devices at that interrupt level to determine which device is requesting service. However, by tying the $\overline{\text{IRQ}}$ output from an M6800 peripheral to the GPIP of an MFP, a unique vector number is provided to the processor during an interrupt acknowledge cycle. This interrupt structure significantly reduces interrupt latency for M6800 devices and other peripherals that do not support vectored interrupts.

GPIP CONTROL REGISTERS

The GPIP is programmed via three control registers. These registers control the data direction, provide user access to the port, and specify the active edge for each bit of the GPIP producing an interrupt. These registers are described in the following paragraphs.

General-Purpose I/O Data Register (GPDR)

The GPDR is used to input data from or output data to the port. When data is written to the GPDR, pins defined as inputs remain in the high-impedance state. Pins defined as outputs assume the state (high or low) of their corresponding bit in the data register. When the GPDR is read, data is passed directly from the bits of the data register for pins defined as outputs. Data from pins defined as inputs comes from the input buffers.

7	6	5	4	3	2	1	0
GPDP7	GPDP6	GPDP5	GPDP4	GPDP3	GPDP2	GPDP1	GPDP0
RESET:							
0	0	0	0	0	0	0	0

Active Edge Register (AER)

The AER allows each GPIF line to produce an interrupt on either a one-to-zero or a zero-to-one transition. Writing a zero to the appropriate edge bit of the AER causes the associated input to generate an interrupt on the one-to-zero transition. Writing a one to the edge bit produces an interrupt on the zero-to-one transition of the corresponding line. When the processor sets a bit, interrupts will be generated on the rising edge of the associated input signal. When the processor clears a bit, interrupts will be generated on the falling edge of the associated input signal.

7	6	5	4	3	2	1	0
AER7	AER6	AER5	AER4	AER3	AER2	AER1	AER0
RESET:							
0	0	0	0	0	0	0	0

NOTE

The inputs to the exclusive-OR of the transition detector are the edge bit and the input buffer. As a result, writing the AER may cause an interrupt-producing transition, depending upon the state of the input. So, the AER should be configured before enabling interrupts via IERA and IERB. Also, changing the edge bit while interrupts are enabled may cause an interrupt on the corresponding channel.

Data Direction Register (DDR)

The DDR allows the programmer to define I0–I7 as inputs or outputs by writing the corresponding bit. Writing a zero to any bit of the DDR causes the corre-

sponding interrupt I/O pin to be a high-impedance input. Writing a one to any bit of the DDR causes the corresponding pin to be configured as a push-pull output.

7	6	5	4	3	2	1	0
GPIP7	GPIP6	GPIP5	GPIP4	GPIP3	GPIP2	GPIP1	GPIP0
RESET:							
0	0	0	0	0	0	0	0

TIMERS

The MFP contains four 8-bit timers that provide many functions typically required in microprocessor systems. The timers can supply the baud rate clocks for the on-chip serial I/O channel, generate periodic interrupts, measure elapsed time, and count signal transitions. In addition, two timers have waveform generation capability.

All timers are prescaler/counter timers with a common independent clock input (XTAL1 and XTAL2) and are not required to be operated from the system clock. Each timer's output signal toggles when the timer's main counter times out. Additionally, timers A and B have auxiliary control signals used in two of the operating modes. An interrupt channel is assigned to each timer; when the auxiliary control signals are used in the pulse-width measurement mode, a separate interrupt channel responds to transitions on these inputs.

OPERATING MODES

Timers A and B are full-function timers which, in addition to the delay mode, operate in the pulse-width measurements mode and the event count mode. Timers C and D are delay timers only. A brief discussion of each of the timer modes follows.

Delay Mode

All timers can operate in the delay mode. In this mode, the prescaler is always active. The prescaler specifies the number of timer clock cycles that must elapse before a count pulse is applied to the main counter. A count pulse causes the main counter to decrement by one. When the timer has decremented down to \$01, the next count pulse causes the main counter to be reloaded from the timer data register, and a timeout pulse is produced. This timeout pulse is coupled to the timer's interrupt channel and, if the channel is enabled, an interrupt occurs. The timeout pulse also causes the timer output pin to toggle. The output will remain in this new state until the next timeout pulse occurs.

Pulse-Width Measurement Mode

In addition to the delay mode, timers A and B can be programmed to operate in the pulse-width measurement mode. In this mode, an auxiliary control input is required; timers A and B auxiliary input lines are TAI and TBI. Also, interrupt channels normally associated with I4 and I3 respond instead to transitions on TAI and TBI, respectively. General-purpose lines I3 and I4 can still be used for I/O, but cannot be used as interrupt-generating inputs. A conceptual circuit of the interrupt source selection is shown in Figure 5.




Figure 5. Conceptual Circuit of Interrupt Source Selection

The pulse-width measurement mode functions similarly to the delay mode, with the auxiliary control signal acting as an enable to the timer. When the control signal is active, the prescaler and main counter are allowed to operate. When the control signal is negated, the timer is stopped. Thus, the width of the active pulse on TAI or TBI is measured by the number of timer counts occurring while the timer is allowed to operate.

9

The active state of the auxiliary input line is defined by the associated interrupt channel's edge bit in the AER. The AER GPIP4 edge bit is associated with TAI, and GPIP3 is associated with TBI. When the edge bit is a one, the auxiliary input will be active high, enabling the timer while the input signal is at a high level. If the edge bit is zero, the auxiliary input will be active low, and the timer will operate while the input signal is at a low level.

The state of the active edge bit also specifies whether a zero-to-one transition or a one-to-zero transition of the auxiliary input pin will produce an interrupt when the interrupt channel is enabled. In normal operation, programming the active edge bit to a one produces an interrupt on the zero-to-one transition of the associated input signal. Alternately, programming the edge bit to a zero produces an interrupt on the one-to-zero transition of the input signal. However, in the pulse-width measurement mode, the interrupt generated by a transition on TAI or TBI occurs on the opposite transition from that normally defined by the edge bit.

Event Count Mode

In addition to the delay mode and the pulse-width measurement mode, timers A and B can be programmed to operate in the event count mode. Like the pulse-width measurement mode, the event count mode requires an auxiliary input signal, TAI or TBI. General-purpose lines I3 and I4 can be used for I/O or as interrupt-producing inputs.

In the event count mode, the prescaler is disabled, allowing each active transition on TAI and TBI to produce a count pulse. The count pulse causes the main counter to decrement by one. When the timer counts through \$01, a timeout pulse is generated that causes the output signal to toggle and optionally produces an interrupt via the associated timer interrupt channel. The timer's main counter is also reloaded from the timer data register. To count transitions reliably, the input signal can only transition once every four timer clock periods. For this reason, the input signal must have a maximum frequency of one-fourth that of the timer clock.

TIMER REGISTERS

The four timers are programmed via three control registers and four data registers. The following paragraphs describe the different registers.

Timer Data Registers (TDRs)

The four TDRs are designed as timer A (TADR), timer B (TBDR), timer C (TCDR), and timer D (TDDR). Each timer's main counter is an 8-bit binary downcounter. The TDRs contain the value of their respective main counter. This value was captured on the last low-to-high transition of the data strobe pin.

The main counter is initialized by writing to the TDR. If the timer is stopped, data is loaded simultaneously into both the TDR and main counter. If the TDR

is written to while the timer is enabled, the value is not loaded into the timer until the timer counts through \$01. If a write is performed while the timer is counting through \$01, then an indeterminate value is loaded into the main counter.

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0

Timer Control Registers (TCRs)

Timer control register A (TACR) and timer control register B (TBCR) are associated with timers A and B, respectively. Timers C and D are programmed using one control register—the timer C and D control register (TCDCCR). The bits in the TCR select the operation mode, prescaler value, and disable the timers. Both TCRs have bits that allow the programmer to reset output lines TA0 and TB0.

TACR

7	6	5	4	3	2	1	0
*	*	*	RESET TA0	AC3	AC2	AC1	AC0

TBCR

7	6	5	4	3	2	1	0
*	*	*	RESET TB0	BC3	BC2	BC1	BC0

RESET:

0 0 0 0 0 0 0 0

*Unused bits read as zero.

Reset TA0/TB0 — Reset Timer A/Timer B Output Lines

TA0 and TB0 can be forced low at any time by writing a one to the reset location in TACR and TBCR. Output is held low during the write operation, and at the end of the bus cycle, the output is allowed to toggle in response to a timeout pulse. When resetting TA0 and TB0, the other bits in the TCR must be written with their previous value to avoid altering the operating mode.

9

AC3–AC0/BC3–BC0 — Select Timer A/Timer B Operation Mode

When the timer is stopped, counting is inhibited. The contents of the timer's main counter are not affected although any residual count in the prescaler is lost.

AC3 BC3	AC2 BC2	AC1 BC1	AC0 BC0	Operation Mode
0	0	0	0	Timer Stopped
0	0	0	1	Delay Mode, ÷ 4 Prescaler
0	0	1	0	Delay Mode, ÷ 10 Prescaler
0	0	1	1	Delay Mode, ÷ 16 Prescaler
0	1	0	0	Delay Mode, ÷ 50 Prescaler
0	1	0	1	Delay Mode, ÷ 64 Prescaler
0	1	1	0	Delay Mode, ÷ 100 Prescaler
0	1	1	1	Delay Mode, ÷ 200 Prescaler
1	0	0	0	Event Count Mode
1	0	0	1	Pulse Width Mode, ÷ 4 Prescaler
1	0	1	0	Pulse Width Mode, ÷ 10 Prescaler
1	0	1	1	Pulse Width Mode, ÷ 16 Prescaler
1	1	0	0	Pulse Width Mode, ÷ 50 Prescaler
1	1	0	1	Pulse Width Mode, ÷ 64 Prescaler
1	1	1	0	Pulse Width Mode, ÷ 100 Prescaler
1	1	1	1	Pulse Width Mode, ÷ 200 Prescaler

TCDCR

7	6	5	4	3	2	1	0
*	CC2	CC1	CC0	*	DC2	DC1	DC0

CC2–CC0/DC2–DC0 — Select Timer C/Timer D Operation Mode

When the timer is stopped, counting is inhibited. The contents of the timer's main counter are not affected although any residual count in the prescaler is lost.

CC2 DC2	CC1 DC1	CC0 DC0	Operation Mode
0	0	0	Timer Stopped
0	0	1	Delay Mode, ÷ 4 Prescaler
0	1	0	Delay Mode, ÷ 10 Prescaler
0	1	1	Delay Mode, ÷ 16 Prescaler
1	0	0	Delay Mode, ÷ 50 Prescaler
1	0	1	Delay Mode, ÷ 64 Prescaler
1	1	0	Delay Mode, ÷ 100 Prescaler
1	1	1	Delay Mode, ÷ 200 Prescaler

USART

The single-channel full-duplex USART has a double-buffered receiver and transmitter. There are separate receive and transmit clocks and separate receive and transmit status and data bytes. The receive and transmit sections are also assigned separate interrupt channels. Each section has two interrupt channels: one for normal conditions and one for error conditions. All interrupt channels are edge-triggered. Generally, it is the output of a flag bit or bits that is coupled to the interrupt channel. Thus, if an interrupt-producing event occurs while the associated interrupt channel is disabled, no interrupt is produced, even if the channel is subsequently enabled. That particular event would have to occur again, generating another edge, before an interrupt would be generated. The interrupt channels can be disabled, and a DMA device can be used to transfer the data via the control signals, receiver ready (\overline{RR}) and transmitter ready (\overline{TR}).

CHARACTER PROTOCOLS

The MFP USART supports asynchronous and, with the help of a polynomial generator checker, byte synchronous character formats. These formats are selected independently of the divide-by-1 and divide-by-16 clock modes. It is possible to clock data synchronously into the MC68901 but still use start and stop bits. After a start bit is detected, data is shifted in and a stop bit is checked to determine proper framing. In this mode, all normal asynchronous format features apply.

When the divide-by-1 clock mode is selected, synchronization must be accomplished externally. The receiver will sample serial data on the rising edge of the receiver clock. In the divide-by-16 clock mode, the data is sampled at mid-bit time to increase transient noise rejection. Also, when the divide-by-16 clock mode is selected, the USART resynchronization logic is enabled, increasing the channel clock skew tolerance.

Asynchronous Format

9

Variable character length and start/stop bit configurations are available under software control for asynchronous operation. The user can choose a character length from five to eight bits and a stop-bit length of one, one and one-half, or two bits. The user can also select odd, even, or no parity.

In the asynchronous format, start-bit detection is always enabled. New data is not shifted into the receiver shift register until a zero bit is received. When the divide-by-18 clock mode is selected, the false-start-bit logic is also active. Any

transition must be stable for three positive receiver clock edges to be considered valid. For a start bit to be good, a valid zero-to-one transition must not occur for eight positive receiver clock transitions after the initial one-to-zero transition. After a valid start bit has been detected, the data is checked continuously for valid transitions. When a valid transition is detected, an internal counter is forced to state zero, and no further transition checking is initiated until state four. At state eight, the previous state of the transition checking logic is clocked into the receiver. As a result of this resynchronization logic, it is possible to run with asynchronous clocks without start and stop bits if there are sufficient valid transitions in the data streams.

Synchronous Format

When the synchronous character format is selected, the 8-bit synchronous character loaded into the synchronous character register (SCR) is compared to received serial data until a match is found. Once synchronization is established, incoming data is clocked into the receiver. The synchronous word is continuously transmitted during an underrun condition. All synchronous characters can be optionally stripped from the receiver buffer (i.e., taken out of the data stream and thrown away) by clearing the appropriate bit in the receiver status register (RSR).

7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0
RESET:							
0	0	0	0	0	0	0	0

The synchronous character should be written after the character length is selected, since unused bits in the (SCR) are zeroed out. When parity is enabled, synchronous word length is the character length plus one. The MFP will compute and append the parity bit for the synchronous character when a character length of eight is selected. However, if the character length is less than eight, the user must determine the synchronous word parity and write it into the SCR along with the synchronous character. The parity bit must be the most significant bit. The MFP will then transmit the extra bit in the synchronous word as a parity bit.

USART Control Register (UCR)

This register selects the clock mode and the character format for the receive and transmit sections.

7	6	5	4	3	2	1	0
CLK	CL1	CL0	ST1	ST0	PE	E/O	*

RESET:

0 0 0 0 0 0 0 0

*Unused bits read as zero.

CLK — Clock Mode

1 = Data clocked into and out of receiver and transmitter at one-sixteenth the frequency of their respective clocks.

0 = Data clocked into and out of receiver and transmitter at the frequency of their respective clocks.

CL1,CL0 — Character Length

These bits specify the length of the character exclusive of start bits and parity.

CL1	CL0	Character Length
0	0	8 Bits
0	1	7 Bits
1	0	6 Bits
1	1	5 Bits

ST0,ST1 — Start/Stop Bit and Format Control

These bits select the number of start and stop bits and specify the character format.

ST1	ST0	Start Bits	Stop Bits	Format
0	0	0	0	Synchronous
0	1	1	1	Asynchronous
1	0	1	1-1/2	Asynchronous*
1	1	1	2	Asynchronous

*Used with divide-by-16 mode only.

PE — Parity Enable

Parity is not automatically appended to the synchronous character for character lengths of less than eight bits. Therefore, parity should be written into the SCR along with the synchronous character.

- 1 = Parity checked by receiver and parity calculated and inserted during data transmission.
- 0 = No parity check and no parity bit computed for transmission.

E/O — Even/Odd Parity

- 1 = Even parity is selected.
- 0 = Odd parity is selected.

Bit 0 — Not used; read as zero

RECEIVER

As data is received on the serial input line (SI), it is clocked into an internal 8-bit shift register until the specified number of data bits have been assembled. The character is then transferred to the receiver buffer, assuming that the last word in the receiver buffer has been read. This transfer sets the buffer full bit in the RSR and produces a buffer full interrupt to the processor, assuming this interrupt has been enabled.

Reading the receiver buffer satisfies the buffer full condition and allows a new data word to be transferred to the receiver buffer when it is assembled. The receiver buffer is accessed by reading the USART data register (UDR). The UDR is simply an 8-bit data register used for transferring data between the MFP and the CPU.

Each time a word is transferred to the receiver buffer, its status information is latched into the RSR. The RSR is not updated again until the data word in the receiver buffer has been read. When a buffer full condition exists, the RSR should always be read before the UDR to maintain the correct correspondence between data and flags. Otherwise, it is possible that, after reading the UDR and prior to reading the RSR, a new word could be received and transferred to the receiver buffer. Its associated flags would be latched into the RSR, writing over the flags for the previous data word. Thus, when the RSR is read to access the status information for the first data word, the flags for the new word would be retrieved.

Receiver Interrupt Channels

The USART receiver section is assigned two interrupt channels. One channel indicates the buffer full condition; the other channel indicates an error condition. Error conditions include overrun error, parity error, frame error, synchronous found, and break. These interrupting conditions correspond to the OE, PE,

FE, and F/S or B bits of the RSR. These flags will function whether the receiver interrupt channels are enabled or disabled.

While only one interrupt is generated per character received, two dedicated interrupt channels allow separate vector numbers to be assigned for normal and abnormal receiver conditions. When a received word has an error associated with it and the error interrupt channel is enabled, an interrupt will be generated on the error channel only. However, if the error channel is disabled, an interrupt for an error condition will be generated on the buffer full interrupt channel along with interrupts produced by the buffer full condition. The RSR must always be read to determine which error condition produced the interrupt.

Receiver Status Register (RSR)

The RSR contains the receiver buffer full flag, the synchronous strip enable, the various status information associated with the data word in the receiver buffer. The RSR is latched each time a data word is transferred to the receiver buffer. RSR flags cannot change again until the new data word has been read. However, the M/CIP bit is allowed to change.

7	6	5	4	3	2	1	0
BF	OE	PE	FE	F/S OR B	M/CIP	SS	RE
RESET:							
0	0	0	0	0	0	0	0

BF — Buffer Full

- 1 = Receiver word is transferred to the receiver buffer.
- 0 = Receiver buffer is read by accessing the UDR.

OE — Overrun Error

Overrun error occurs when a received word is to be transferred to the receiver buffer but the buffer is full. Neither the receiver buffer nor the RSR is overwritten.

- 1 = Receiver buffer full
- 0 = Read by RSR or MFP reset

PE — Parity Error

- 1 = Parity error detected on character transfer to receiver buffer
- 0 = No parity error detected on character transfer to receiver buffer

FE — Frame Error

A frame error exists when a nonzero data character is not followed by a stop bit in the asynchronous character format.

1 = Frame error detected on character transfer to receiver buffer

0 = No frame error detected on character transfer to receiver buffer

F/S or B — Found/Search or Break Detect

The F/S bit is used in the synchronous character format. When set to zero, the USART receiver is placed in the search mode. F/S is cleared when the incoming character does not match the synchronous character.

1 = Match found; character length counter enabled.

0 = Incoming data compared to SCR; character length counter disabled.

The B bit is used in the asynchronous character format. This flag indicates a break condition that continues until a nonzero data bit is received.

1 = Character transferred to the receiver buffer is a break condition.

0 = Nonzero data bit received and break condition acknowledged by reading the RSR at least once.

M/CIP — Match/Character in Progress

The M bit is used in the synchronous character format and indicates a synchronous character has been received.

1 = Character transferred to the receiver buffer matches the synchronous character.

0 = Character transferred to the receiver buffer does not match the synchronous character.

The CIP bit is used in the asynchronous character format and indicates that a character is being assembled.

1 = Start bit is detected.

0 = Final stop bit has been received.

SS — Synchronous Strip Enable

1 = Characters that match the synchronous character are not loaded into the receiver buffer, and no buffer full condition is produced.

0 = Characters that match the synchronous character are transferred to the receiver buffer, and a buffer full condition is produced.

RE — Receiver Enable

This bit should not be set until the receiver clock is active. When the transmitter is disabled in auto-turnaround mode, this bit is set.

1 = Receiver is enabled.

0 = Receiver is disabled.

Special Receiver Conditions

Certain receiver conditions relating to the overrun error flag and the break detect flag require further explanation. Consider the following examples:

1. A break is received while the receiver buffer is full, which does not produce an overrun condition. Only the B flag will be set after the receiver buffer is read.
2. A new word is received, and the receiver buffer is full. A break is received before the receiver buffer is read.

Both the B and OE flags will be set when the buffer full condition is satisfied.

TRANSMITTER

The transmitter buffer is loaded by writing to the UDR. The data character will be transferred to an internal 8-bit shift register when the last character in the shift register has been transmitted. This transfer will produce a buffer empty condition. If the transmitter completes the transmission of the character in the shift register before a new character is written to the transmitter buffer, an underrun error will occur. In the asynchronous character format, the transmitter will send a mark until the transmitter buffer is written. In the synchronous character format, the transmitter will continuously send the synchronous character until the transmitter buffer is written.

The transmitter buffer can be loaded prior to enabling the transmitter. After the transmitter is enabled, a delay occurs before the first bit is output. The serial output line (SO) should be programmed to be high, low, or high impedance (by setting the appropriate bits in the transmitter status register (TSR)) before the transmitter is enabled, forcing the output line to the desired state until the first bit of the first character is shifted out. The state of the H and L bits in the TSR determine the state of the first transmitted bit after the transmitter is enabled. If the high-impedance mode is selected prior to the transmitter being enabled, the first bit transmitted is indeterminate. Note that the SO line will always be driven high for one bit time prior to the character in the transmitter shift register being transmitted when the transmitter is first enabled.

When the transmitter is disabled, any character currently being transmitted will continue to completion. However, any character in the transmitter buffer will not be transmitted and will remain in the buffer. Thus, no buffer empty condition will occur. If the buffer is empty when the transmitter is disabled, the buffer empty condition will remain, but no underrun condition will be generated when the character in transmission is completed. If no character is being transmitted when the transmitter is disabled, the transmitter will stop at the next rising edge of the internal shift clock.

In the asynchronous character format, the transmitter can be programmed to send a break. The break will be transmitted once the word currently in the shift register has been sent. If the shift register is empty, the break command will be effective immediately. A transmit error interrupt will be generated at every normal character boundary to aid in timing the break transmission. The contents of the TSR are not affected, however. The break will continue until the break bit is cleared. The underrun error bit must be cleared in the TSR. Also, the IPR must be cleared of pending transmitter errors at the beginning of the break transmission, or no interrupts will be generated at the character boundary time. The break bit cannot be set until the transmitter has been enabled and has had sufficient time (one transmitter clock cycle) to perform internal reset and initialization functions.

Any character in the transmitter buffer at the start of a break will be transmitted when the break is terminated, assuming the transmitter is still enabled. If the transmitter buffer is empty at the start of a break, it may be written at any time during the break. If the buffer is still empty at the end of the break, an underrun condition will exist.

Disabling the transmitter during a break condition causes the transmitter to cease transmission of the break character at the end of the current character. No end-of-break stop bit will be transmitted. Even if the transmitter buffer is empty, neither a buffer empty condition nor an underrun condition will occur. Also, any word in the transmitter buffer will remain.

Transmitter Interrupt Channels

The USART transmitter section is assigned two interrupt channels. The normal channel indicates a buffer-empty condition, and the error channel indicates an underrun or end condition. These interrupting conditions correspond to the BE, UE, and END flags in the TSR. The flag bits will function regardless of whether their associated interrupt channel is enabled or disabled.

Transmitter Status Register (TSR)

The TSR contains various transmitter error flags and transmitter control bits for selecting auto-turnaround and loopback mode.

7	6	5	4	3	2	1	0
BE	UE	AT	END	B	H	L	TE
RESET:							
0	0	0	0	0	0	0	0

BE — Buffer Empty

1 = Character in the transmitter buffer transferred to transmit shift register.
0 = Transmitter buffer reloaded by writing to the UDR.

UE — Underrun Error

One full transmitter clock cycle is required after UE is set before it can be cleared. This bit does not require clearing before writing to the UDR.

1 = Character in the TSR was transmitted before a new word was loaded into the transmitter buffer.
0 = Transmitter disabled or a read performed on TSR.

AT — Auto-Turnaround

When set, the receiver will be enabled automatically after the transmitter has been disabled and the last character has been transmitted.

END — End of Transmission

If the transmitter is disabled while a character is being transmitted, this bit is set after transmission has completed. If no character is being transmitted, then this bit is set immediately. Reenabling the transmitter clears this bit.

B — Break

This bit only functions in the asynchronous format. When B is set, BE cannot be set. A break consists of all zeros with no stop bit. This bit cannot be set until the transmitter is enabled and internal reset and initialization is complete.

1 = Break is transmitted and transmission stops.
0 = Break ceases and transmission resumes.

H, L — High and Low

These bits configure SO when the transmitter is disabled. Changing these bits after the transmitter is enabled will alter the output state until END is cleared.

H	L	Output State
0	0	High Impedance
0	1	Low
1	0	High
1	1	Loopback Mode

Loopback mode internally connects the transmitter output to the receiver input and the transmitter clock to the receiver clock internally. The receiver clock (RC) and the serial input (SI) are not used. When the transmitter is disabled, SO is forced high.

1 = MPU writes a one.

0 = MPU writes a zero.

TE — Transmitter Enable

The serial output will be driven according to H and L bits until transmission begins. A one bit is transmitted before character transmission begins in the TSR.

1 = Transmitter enabled.

0 = Transmitter disabled. UE bit cleared and END bit set.

DMA OPERATION

USART error conditions are valid only for each character boundary. When the USART performs block data transfers by using the DMA handshake lines, \overline{RR} and \overline{TR} , errors must be saved and checked at the end of a block. Checking is accomplished by enabling the error channel for the receiver or transmitter and by masking interrupts for this channel. Once the transfer is complete, IPRA is read. Any pending receiver or transmitter error indicates an error in the data transfer.

\overline{RR} is asserted when the RSR buffer full bit is set unless a parity error or frame error is detected by the receiver. \overline{TR} is asserted when the RSR buffer-empty bit is set unless a break is being transmitted.

ELECTRICAL CHARACTERISTICS

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Supply Voltage	V_{CC}	-0.3 to 7.0	V
Input Voltage	V_{in}	-0.3 to 7.0	V
Operating Temperature Range	T_A	0 to 70	°C
Storage Temperature Range	T_{stg}	-65 to 150	°C
Power Dissipation	P_D	1.5	W

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (e.g., either V_{CC} or GND).

THERMAL CHARACTERISTICS

Characteristic	Symbol	Value	Symbol	Value	Rating
Thermal Resistance Ceramic	θ_{JA}	40	θ_{JC}	15*	°C/W
Plastic		40		20*	
PLCC		TBD		TBD	

*Estimated

POWER CONSIDERATIONS

The average chip-junction temperature, T_J , in °C can be obtained from:

$$T_J = T_A + (P_D \cdot \theta_{JA}) \quad (1)$$

where:

T_A = Ambient Temperature, °C

θ_{JA} = Package Thermal Resistance, Junction-to-Ambient, °C/W

P_D = $P_{INT} + P_{I/O}$

P_{INT} = $I_{CC} \times V_{CC}$, Watts — Chip Internal Power

$P_{I/O}$ = Power Dissipation on Input and Output Pins, Watts — User Determined

For most applications $P_{I/O} < P_{INT}$ and can be neglected.

An appropriate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273^\circ\text{C}) \quad (2)$$

Solving equations (1) and (2) for K gives:

$$K = P_D \cdot (T_A + 273^\circ\text{C}) + \theta_{JA} \cdot P_D^2 \quad (3)$$

where K is a constant pertaining to the particular part. K can be determined from equation (3) by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving equations (1) and (2) iteratively for any value of T_A .

The total thermal resistance of a package (θ_{JA}) can be separated into two components, θ_{JC} and θ_{CA} , representing the barrier to heat flow from the semiconductor junction to the package (case) surface (θ_{JC}) and from the case to the outside ambient (θ_{CA}). These terms are related by the equation:

$$\theta_{JA} = \theta_{JC} + \theta_{CA} \quad (4)$$

θ_{JC} is device related and cannot be influenced by the user. However, θ_{CA} is user dependent and can be minimized by such thermal management techniques as heat sinks, ambient air cooling and thermal convection. Thus, good thermal management on the part of the user can significantly reduce θ_{CA} so that θ_{JA} approximately equals θ_{JC} . Substitution of θ_{JC} for θ_{JA} in equation (1) will result in a lower semiconductor junction temperature.

Values for thermal resistance presented in this document, unless estimated, were derived using the procedure described in Motorola Reliability Report 7843, "Thermal Resistance Measurement Method for MC68XX Microcomponent Devices," and are provided for design purposes only. Thermal measurements are complex and dependent on procedure and setup. User derived values for thermal resistance may differ.

DC ELECTRICAL CHARACTERISTICS ($T_A = 0^\circ\text{C}$ to 70°C , $V_{CC} = -5\text{ V} \pm 5\%$, unless otherwise noted)

Characteristic	Symbol	Min	Max	Unit
Input High Voltage	V_{IH}	2.0	$V_{CC} + 0.3$	V
Input Low Voltage	V_{IL}	-0.3	0.8	V
Output High Voltage, Except \overline{DTACK} ($I_{OH} = -120\text{ }\mu\text{A}$)	V_{OH}	2.4	—	V
Output Low Voltage, Except \overline{DTACK} ($I_{OL} = 2.0\text{ mA}$)	V_{OL}	—	0.5	V
Power Supply Current (Outputs Open)	I_{LL}	—	180	mA
Input Leakage Current ($V_{in} = 0$ to V_{CC})	I_{LI}	—	10	μA
Hi-Z Output Leakage Current in Float ($V_{out} = 2.4$ to V_{CC})	I_{LOH}	—	10	μA
Hi-Z Output Leakage Current in Float ($V_{out} = 0.5\text{ V}$)	I_{LOL}	—	-10	μA
\overline{DTACK} Output Source Current ($V_{out} = 2.4\text{ V}$)	I_{OH}	—	-400	μA
\overline{DTACK} Output Sink Current ($V_{out} = 0.5\text{ V}$)	I_{OL}	—	5.3	mA

CAPACITANCE ($T_A = 25^\circ\text{C}$, $f = 1\text{ MHz}$, unmeasured pins returned to ground)

Characteristic	Symbol	Min	Max	Unit
Input Capacitance	C_{in}	—	10	pF
Hi-Z Output Capacitance	C_{out}	—	10	pF
Load Capacitance \overline{IRQ} , \overline{DTACK} All Other Outputs	C	—	100	pF
		—	130	

CLOCK TIMING (see Figure 6)

Num.	Characteristic	Symbol	Min	Max	Unit
	Frequency of Operation	f	1.0	4.0	MHz
1	Cycle Time	t_{cyc}	250	1000	ns
2,3	Clock Pulse Width	t_{CL} , t_{CH}	110	250	ns
4,5	Rise and Fall Times	t_{Cr} , t_{Cf}	—	15	ns




Figure 6. Clock Input Timing Diagram

AC ELECTRICAL CHARACTERISTICS ($V_{CC} = 5.0 \text{ Vdc} \pm 5\%$, $GND = 0^\circ\text{C}$ to 70°C unless otherwise noted; see Figures 7–16)

Num.	Characteristic	Min	Max	Unit
1 ⁴	\overline{CS} , \overline{DS} Width High	50	—	ns
2	R/W, RS1-RS5 Valid to Falling \overline{CS} Setup Time	0	—	ns
3	Data Valid Prior to Falling CLK Setup Time (Write Cycle Only)	0	—	ns
4 ¹	\overline{CS} , \overline{IACK} Valid to Falling CLK Setup Time	50	—	ns
5	CLK Low to \overline{DTACK} Low	—	220	ns
6	\overline{CS} or \overline{DS} or \overline{IACK} High to \overline{DTACK} High	—	60	ns
7	\overline{CS} or \overline{DS} or \overline{IACK} High to \overline{DTACK} High Impedance	—	100	ns
8	\overline{DTACK} Low to Data Invalid Hold Time (Write)	0	—	ns
9	\overline{CS} or \overline{DS} or \overline{IACK} High to Data High Impedance (Read)	—	50	ns
10	\overline{CS} or \overline{DS} High to RS1-RS5, R/W Invalid Hold Time	0	—	ns
11 ⁵	Data Valid from \overline{CS} Low (Read)	—	310	ns
12	Data Valid to \overline{DTACK} Low Setup Time (Read)	50	—	ns
13	\overline{DTACK} Low to \overline{DS} or \overline{CS} or \overline{IACK} High Hold Time	0	—	ns
14	\overline{IEI} Low to Falling CLK Setup Time	50	—	ns
15	\overline{IEO} Valid from CLK Low Delay Time	—	180	ns
16	Data Valid from CLK Low Delay Time	—	300	ns
17	\overline{IEO} Invalid from \overline{IACK} High Delay Time	—	150	ns
18	\overline{DTACK} Low from CLK High Delay Time	—	180	ns
19	\overline{IEO} Valid from \overline{IEI} Low Delay Time	—	100	ns
20	Data Valid from \overline{IEI} Low Delay Time	—	220	ns
21	CLK Cycle Time	250	1000	ns

AC ELECTRICAL CHARACTERISTICS (Continued)

Num.	Characteristic	Min	Max	Unit
22	CLK Width Low	110	—	ns
23	CLK Width High	110	—	ns
24 ^{2,4}	$\overline{\text{CS}}$, $\overline{\text{IACK}}$ Inactive to Rising CLK Setup Time	100	—	ns
25	I/O Minimum Active Pulse Width	100	—	ns
26 ³	$\overline{\text{IACK}}$ Width High	2	—	t_{cyc}
27	I/O Data Valid from Rising $\overline{\text{CS}}$ or $\overline{\text{DS}}$ (Write)	—	450	ns
28	Receiver Ready (RR) Delay from Rising RC	—	600	ns
29	Transmitter Ready ($\overline{\text{TR}}$) Delay from Rising TC	—	600	ns
30	TxO (A or B) Low from Rising Edge of $\overline{\text{CS}}$ or $\overline{\text{DS}}$ (Reset Time)	—	450	ns
31 ³	Timer Output (TxO) Valid from Falling t_{clk} that Causes Timeout	—	$2 t_{\text{clk}} + 300$	ns
32	Timer Clock (t_{clk}) Low Time	110	—	ns
33	Timer Clock (t_{clk}) High Time	110	—	ns
34	Timer Clock (t_{clk}) Cycle Time	250	1000	ns
35	$\overline{\text{RESET}}$ Low Time	2	—	μs
36	Delay to Falling $\overline{\text{IRQ}}$ from Ix Active Transition	—	380	ns
37	Transmitter Interrupt Delay from Falling Edge of TC	550	—	ns
38	Receiver Interrupt Delay from Rising Edge of RC (Buffer Full)	800	—	ns
39	Receiver Interrupt Delay from Falling Edge of RC (Error)	800	—	ns
40	SI Setup Time from Rising Edge of RC (Divide-by-1 Only)	80	—	ns
41	SI Hold Time from Rising Edge of RC (Divide-by-1 Only)	350	—	ns
42	SO Data Valid from Falling Edge of TC (Divide-by-1 Only)	—	440	ns
43	TC Low Time	500	—	ns
44	TC High Time	500	—	ns
45	TC Cycle Time	1.05	∞	μs
46	RC Low Time	500	—	ns
47	RC High Time	500	—	ns
48	RC Cycle Time	1.05	∞	μs
49 ³	$\overline{\text{CS}}$, $\overline{\text{IACK}}$, $\overline{\text{DS}}$ Width Low	—	80	t_{cyc}
50	SO Data Valid from Falling Edge of TC (Divide-by-16 Only)	—	490	ns

NOTES:

1. If the setup time is not met, $\overline{\text{CS}}$ will not be recognized until the next falling clock.
2. If this setup time is met (for consecutive cycles), the minimum hold-off time of one clock cycle will be obtained. If not met, the hold-off time will be two clock cycles.
3. t_{cyc} refers to the clock signal applied to the MFP CLK input pin. t_{clk} refers to the timer clock signal, regardless of whether that signal comes from the XTAL1/XTAL2 crystal clock inputs or the TAI or TBI timer inputs.
4. $\overline{\text{CS}}$ is latched internally; therefore, if specifications 1 and 24 are met, then $\overline{\text{CS}}$ may be negated before the falling clock and still initiate a bus cycle.
5. Although $\overline{\text{CS}}$ and $\overline{\text{DTACK}}$ are synchronized with the clock, the data out during a read cycle is asynchronous to the clock, relying only on $\overline{\text{CS}}$ for timing.




Figure 7. Read Cycle Timing Diagram






Figure 8. Write Cycle Timing Diagram



NOTE:

\overline{IEO} only goes low if no acknowledgeable interrupt is pending. If \overline{IEO} goes low, \overline{DTACK} and the data bus remain in the high-impedance state.


Figure 9. IACK Cycle Timing Diagram (\overline{IEL} Low)



NOTE:

1. \overline{IEO} only goes low if no acknowledgeable interrupt is pending. If \overline{IEO} goes low, \overline{DTACK} and the data bus remain in the high-impedance state.
2. \overline{DTACK} will go low at **A** if specification number **14** is met. Otherwise, \overline{DTACK} will go low at **B**.

Figure 10. IACK Cycle Timing Diagram (\overline{IEL} High)



NOTE: Active edge is assumed to be the rising edge.

Figure 11. Interrupt Timing Diagram




Figure 12. Port Timing Diagram




Figure 13. Reset Timing Diagram




Figure 14. Receiver Timing Diagram





Figure 15. Transmitter Timing Diagram



NOTE 1: Specification # 30 applies to timer outputs TAO and TBO only.

Figure 16. Timer Timing Diagram

TIMER AC CHARACTERISTICS


Characteristic	Value
Internal Timer Mode	
Single Interval Error (Free Running) (See Note 1)	$\pm 100 \text{ ns}$
Cumulative Internal Error	0
Error Between Two Timer Reads	$\pm (t_{psc} - 4 t_{CLK})$
Start Timer to Stop Timer Error	$2 t_{CLK} + 100 \text{ ns}$ to $-(t_{psc} + 6 t_{CLK} + 100 \text{ ns})$
Start Timer to Read Timer Error	0 to $-(t_{psc} + 6 t_{CLK} + 400 \text{ ns})$
Start Timer to Interrupt Request Error (See Note 2)	$-2 t_{CLK}$ to $-(4 t_{CLK} + 800 \text{ ns})$
Pulse-Width Measurement Mode	
Measurement Accuracy (See Note 3)	$2 t_{CLK}$ to $-(t_{psc} + 4 t_{CLK})$
Minimum Pulse Width	$4 t_{CLK}$
Event Counter Mode	
Minimum Active Time of TAl and TBI	$4 t_{CLK}$
Minimum Inactive Time of TAl and TBI	$4 t_{CLK}$

NOTES:

1. Error with respect to t_{out} or \overline{IRQ} if note 2 is true.
2. Assuming it is possible for the timer to make an interrupt request immediately.
3. Error may be cumulative if repetitively performed.
4. Error = Indicated time value - actual time value
5. $t_{psc} = t_{CLK} \times \text{Prescaler Value}$

PIN ASSIGNMENTS

48-LEAD DIP



52-LEAD PLCC

