
CircuitVerse
Project
Circuit
Tools
Help
ITCS3181_CPUDesign_Leigh
Landon Leigh
1-bit full adder
Main
Lab7Q2
Lab7Q3
Lab7Q4
Lab7Q4
1-bit ALU
32-bit ALU
1-bit logic unit
1-bit half adder
32-bit register
CIRCUIT ELEMENTS
Input
Output
Gates
Decoders & Plexers
Sequential Elements
Test Bench
Misc
PROPERTIES
PROJECT PROPERTIES
Project :
ITCS3181_CPUDesign_Le
Circuit :
Write Date
0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
32-bit D Flip-flop
Write
1
24014000
0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Read Date


CircuitVerse
Project
Circuit
Tools
Help
ITCS3181_CPUDesign_Leigh
Landon Leigh
1-bit full adder
Main
Lab7Q2
Lab7Q3
Lab7Q4
Lab7Q4
1-bit ALU
32-bit ALU
1-bit logic unit
1-bit half adder
32-bit register
32 32-bit Register File
CIRCUIT ELEMENTS
Input
Output
Gates
Decoders & Plexers
Sequential Elements
Test Bench
Misc
PROPERTIES
PROJECT PROPERTIES
Project :
ITCS3181_CPUDesign_Le
Circuit :
32 32-bit Register File
Clock Time : 500 ms
Clock Enabled :
Lite Mode :
Delete Circuit
Edit Layout


CircuitVerse
Project
Circuit
Tools
Help
ITCS3181_CPUDesign_Leigh
Landon Leigh
CIRCUIT ELEMENTS
Input
Output
Gates
Decoders & Plexers
Sequential Elements
Test Bench
Misc
PROPERTIES
PROJECT PROPERTIES
Project :
ITCS3181_CPUDesign_Le
Circuit :
32 32-bit Register File
Clock Time : 500 ms
Clock Enabled :
Lite Mode :
Delete Circuit
Edit Layout
1-bit full adder
Main
Lab7Q2
Lab7Q3
Lab7Q4
Lab7Q4
1-bit ALU
32-bit ALU
1-bit logic unit
1-bit half adder
32-bit register
32 32-bit Register File


CircuitVerse
Project
Circuit
Tools
Help
ITCS3181_CPUDesign_Leigh
Landon Leigh
Input
Output
Gates
Decoders & Plexers
Sequential Elements
Test Bench
Misc
PROPERTIES
PROJECT PROPERTIES
Project :
ITCS3181_CPUDesign_Le
Circuit :
32 32-bit Register File
Clock Time : 500 ms
Clock Enabled :
Lite Mode :
1-bit full adder
Main
Lab7Q2
Lab7Q3
Lab7Q4
Lab7Q4
1-bit ALU
32-bit ALU
1-bit logic unit
1-bit half adder
32-bit register
32 32-bit Register File


CircuitVerse
Project
Circuit
Tools
Help
ITCS3181_CPUDesign_Leigh
Landon Leigh
Gates
Decoders & Plexers
Sequential Elements
Test Bench
Misc
PROPERTIES
PROJECT PROPERTIES
Project :
ITCS3181_CPUDesign_Le
Circuit :
32 32-bit Register File
Clock Time : 500
ms
Clock Enabled :
Lite Mode :
Delete Circuit
Edit Layout
1-bit full adder
Main
Lab7Q2
Lab7Q3
Lab7Q4
Lab7Q4
1-bit ALU
32-bit ALU
1-bit logic unit
1-bit half adder
32-bit register
32 32-bit Register File
Write Register
BitWidth Error: 5 and 32
BitWidth Error: 5 and 32
BitWidth Error: 5 and 32
BitWidth Error: 5 and 32


CircuitVerse
Project
Circuit
Tools
Help
ITCS3181_CPUDesign_Leigh
Landon Leigh
Gates
Decoders & Plexers
Sequential Elements
Test Bench
Misc
PROPERTIES
PROJECT PROPERTIES
Project :
ITCS3181_CPUDesign_Le
Circuit :
32 32-bit Register File
Clock Time : 500
ms
Clock Enabled :
Lite Mode :
Delete Circuit
Edit Layout
1-bit full adder
Main
Lab7Q2
Lab7Q3
Lab7Q4
Lab7Q4
1-bit ALU
32-bit ALU
1-bit logic unit
1-bit half adder
32-bit register
32 32-bit Register File
BitWidth Error: 5 and 32
BitWidth Error: 5 and 32
BitWidth Error: 5 and 32


CircuitVerse
Project
Circuit
Tools
Help
ITCS3181_CPUDesign_Leigh
Landon Leigh
CIRCUIT ELEMENTS
Input
Output
Gates
Decoders & Plexers
Sequential Elements
Test Bench
Misc
PROPERTIES
PROJECT PROPERTIES
Project :
ITCS3181_CPUDesign_Le
Circuit :
Test
Clock Time : 500
ms
1-bit full adder
Main
Lab7Q2
Lab7Q3
Lab7Q4
Lab7Q4
1-bit ALU
32-bit ALU
1-bit logic unit
1-bit half adder
32-bit register
32 32-bit Register File
Test
0 1 1 0 0
0 1 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
BitWidth Error: 5 and 32
BitWidth Error: 5 and 32
BitWidth Error: 5 and 32
BitWidth Error: 5 and 32
Contention Error: 1 and 0
BitWidth Error: 1 and 5
Write Register
1