

Objective

- More exposure to decoders
- To familiarize the student with the Xilinx Vivado development environment.
- To create a VHDL project containing VHDL source files and a simulation testbench.
- To run a simulation and verify the operation of a decoder specified using VHDL.

Might be a good idea to plug every aldm cable to the test header. For organization's sake.

Equipment used:

- Vivado and Xilinx

RAMS

This lab is done entirely on our pc/vpn. Do not keep food/drink around hardware. Avoid spillage, protecting from damage or electrical harm. Digital safety measures should be taken into account - save often, make backups.


Pre-Work Plan



I started with this initial model, but quickly changed to a new design as seen in the work result

Process

We create our file/project as myDecoder in vivado. Everything so far is in VHDL

From flow navigator, we open elaborated design





We setup our test bench

The screenshot shows the Vivado 2020.1 interface with the following details:



- Flow Navigator:** On the left, under "RTL ANALYSIS", the "Open Elaborated Design" option is selected.
- Sources:** In the center, the "tb_mydecoder.vhd" file is open. It contains VHDL code for a behavioral testbench. The code defines a component `mydecoder` with port `D` and output `Y`. It also includes a `stimuli` process with a `wait` statement.
- Source File Property:** A panel on the right shows the properties for `tb_mydecoder.vhd`, indicating it is a VHDL file located at `C:/Users/lane203m/mym`.
- Design Runs:** At the bottom, a table lists two runs: `synth_1` and `impl_1`, both in the `Not started` status.

```


ELABORATED DESIGN - xc7k70ftbv676-1
Sources x Netlist ? - □ ×
Project Summary x Schematic x mydecoder.vhd x tb_mydecoder.vhd *
C:/Users/lane203m/mydecoder/mydecoder.srscs/sim_1/newtb_mydecoder.vhd
35 -- Port ();
36 end tb_mydecoder;
37
38 architecture Behavioral of tb_mydecoder is
39
40 component mydecoder
41   port (D : in std_logic_vector (2 downto 0);
42         Y : out std_logic_vector (7 downto 0));
43 end component;
44
45 signal D : std_logic_vector (2 downto 0);
46 signal Y : std_logic_vector (7 downto 0);
47
48 begin
49
50   dut : mydecoder
51   port map (D => D,
52             Y => Y);
53
54   stimuli : process
55   begin
56     -- EDIT Adapt initialization as needed
57     D <= (others => '0');
58
59     -- EDIT Add stimuli here
60
61     wait;
62   end process;
63
64
65 end Behavioral;
66

```

These are our tests for the simulation



Our result is a 3 to 8 decoder. This is similar to lab 4's decoder 74HC138



Analysis

2

Notice, our entries in the define module has created the entity for us. So we have our 3 input d, and 8 input y.

3

When using with select, we are saying with a given d, give y. So, when d is 000, give 11111110

4

"A port map maps signals in an architecture to ports on an instance within that architecture. Port maps can also appear in a block or in a configuration. The connections can be listed via positional association or via named association."

I believe this allows us to access the entities d,y declared in mydecoder.vhd.

I believe wait for x us is what creates the slight pauses or breaks in our simulation. Here we can easily see which test is which. So, every 1us, our simulation dips and gives us the rectangular hexagons. We wait before another answer appears.

5

Note, if we made a test for

```
d <= "---";
wait for 1 us;
assert(y="11111111") report "Fail 1/8" severity error;
```

Our result would be ff, or 11111111 - as expected for values of "other"

