
- **Designed for High-Speed Multipoint Data Transmission Over Long Cables**
- Operate With Pulse Durations as Low as 30 ns
- Low Supply Current . . . 5 mA Max
- Meet or Exceed the Requirements of ANSI Standard RS-485 and ISO 8482:1987(E)
- 3-State Outputs for Party-Line Buses
- Common-Mode Voltage Range of -7 V to 12 V
- **Thermal Shutdown Protection Prevents Driver Damage From Bus Contention**
- **Positive and Negative Output Current** Limiting
- Pin Compatible With the SN75ALS180

description

The SN65LBC180 and SN75LBC180 differential driver and receiver pairs are monolithic integrated circuits designed for bidirectional communication over long cables that take on the characteristics of transmission lines. They are balanced, or differential, voltage mode devices that meet or exceed the requirements of industry standards ANSI RS-485 and ISO 8482:1987(E). Both devices are designed using TI's proprietary LinBiCMOS™ with the low power consumption of CMOS and the precision and robustness of bipolar transistors in the same circuit.

Both the SN65LBC180 and SN75LBC180 combine a differential line driver and receiver with 3-state outputs and operate from a single 5-V supply. The driver and receiver have active-high and active-low enables, respectively, which can be externally connected to function as a direction control. The driver differential outputs and the receiver differential inputs are connected to separate terminals for full-duplex operation and are designed to present minimum loading to the bus whether disabled or powered off ($V_{CC} = 0$). These parts feature a wide common-mode voltage range making them suitable for point-to-point or multipoint data-bus applications.

D OR N PACKAGE (TOP VIEW)



NC-No internal connection

Function Tables

DRIVER


INPUT	ENABLE	OUTPUTS
D	DE	ΥZ
Н	Н	H L
L	Н	L H
X	L	Z Z

RECEIVER

DIFFERENTIAL INPUTS A-B	ENABLE RE	OUTPUT R
V _{ID} ≥ 0.2 V	L	Н
$-0.2 \text{ V} < \text{V}_{\text{ID}} < 0.2 \text{ V}$	L	?
V _{ID} ≤ − 0.2 V	L	L
X	Н	Z
Open circuit	L	н


H = high level, L = low level, ? = indeterminate, X = irrelevant, Z = high impedance (off)

logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



LinBiCMOS is a trademark of Texas Instruments Incorporated.




description (continued)

The devices also provide positive and negative output-current limiting and thermal shutdown for protection from line fault conditions. The line driver shuts down at a junction temperature of approximately 172°C.

The SN65LBC180 and SN75LBC180 are available in the 14-pin dual-in-line and small-outline packages. The SN75LBC180 is characterized for operation over the commercial temperature range of 0° C to 70° C. The SN65LBC180 is characterized over the industrial temperature range of -40° C to 85° C.

schematics of inputs and outputs





SN65LBC180, SN75LBC180 LOW-POWER DIFFERENTIAL LINE DRIVER AND RECEIVER PAIRS

SLLS174B - FEBRUARY 1994 - REVISED JANUARY 2000

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC} (see Note 1)	0.3 V to 7 V
Input voltage range, V _I (A, B)(see Note 1)	–10 V to 15 V
Voltage range at D, R, DE, RE (see Note 1)	\dots -0.3 V to V _{CC} + 0.5 V
Continuous total power dissipation (see Note 2)	Internally limited
Total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A : SN65LBC180	40°C to 85°C
SN75LBC180	0°C to 70°C
Storage temperature range, T _{stq}	65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to GND.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{\scriptsize A}} \leq 25^{\circ}\mbox{\scriptsize C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	494 mW
N	1150 mW	9.2 mW/°C	736 mW	598 mW

recommended operating conditions

	MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}	4.75	5	5.25	V	
High-level input voltage, VIH	D, DE, and RE	2			V
Low-level input voltage, V _{IL}	D, DE, and RE			0.8	V
Differential input voltage, V _{ID}		-6‡		6	V
Voltage at any bus terminal (separately or common mode), V_O , V_I , or V_{IC}	A, B, Y, or Z	-7 [‡]		12	V
High level output output leve	Y or Z			-60	mA
High-level output current, IOH	R			-8	IIIA
Lavy laval authorit authorit lav	Y or Z			60	A
Low-level output current, IOL	R			8	mA
Onevation from air temperature T.	SN65LBC180	-40		85	°C
Operating free-air temperature, T _A	SN75LBC180	0		70	-0

[‡] The algebraic convention where the least positive (more negative) limit is designated minimum, is used in this data sheet for the differential input voltage, voltage at any bus terminal, operating temperature, input threshold voltage, and common-mode output voltage.



^{2.} The maximum operating junction temperature is internally limited. Use the dissipation rating table to operate below this temperature.

DRIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

	PARAMETER		TEST CONDITIONS		TYP [†]	MAX	UNIT
VIK	Input clamp voltage	$I_{\parallel} = -18 \text{ mA}$				-1.5	V
		$R_L = 54 \Omega$, See Figure 1	SN65LBC180	1.1	2.5	5	
11111	Differential output voltage magnitude		SN75LBC180	1.5	2.5	5	l ,, l
IVODI	(see Note 3)	$R_{I} = 60 \Omega$	SN65LBC180	1.1	2	5	V
		See Figure 2	SN75LBC180	1.5	2	5	
Δ V _{OD}	Change in magnitude of differential output voltage (see Note 4)	See Figures 1 and 2				±0.2	V
Voc	Common-mode output voltage			1	2.5	3	V
∆l Voc l	Change in magnitude of common-mode output voltage (see Note 4)	R_L = 54 Ω, See Figure 1				±0.2	٧
Io	Output current with power off	$V_{CC} = 0$, $V_{O} = -7 \text{ V to } 12 \text{ V}$				±100	μΑ
loz	High-impedance-state output current	$V_0 = -7 \text{ V to } 12 \text{ V}$				±100	μΑ
lн	High-level input current	V _I = 2.4 V				-100	μΑ
I _{IL}	Low-level input current	V _I = 0.4 V				-100	μΑ
los	Short-circuit output current	-7 V ≤ V _O ≤ 12 V				±250	mA
laa	Supply ourrent	Danahara dia akta d	Outputs enabled			5	mA
ICC	Supply current	Receiver disabled	Outputs disabled			3	IIIA

[†] All typical values are at $V_{CC} = 5 \text{ V}$ and $T_A = 25^{\circ}\text{C}$.

- NOTES: 3. The minimum V_{OD} specification of the SN65LBC180 may not fully comply with ANSI RS-485 at operating temperatures below 0°C. System designers should take the possibly lower output signal into account in determining the maximum signal-transmission distance.
 - 4. $\Delta |V_{OD}|$ and $\Delta |V_{OC}|$ are the changes in the steady-state magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT		
t _d (OD)	Differential output delay time	D. 54.0	D 54.0	$R_1 = 54 \Omega$	See Figure 3	7	12	18	ns
t _t (OD)	Differential output transition time	KL = 54 52,	See Figure 3	5	10	20	ns		
^t PZH	Output enable time to high level	$R_L = 110 \Omega$,	See Figure 4			35	ns		
tPZL	Output enable time to low level	$R_L = 110 \Omega$,	See Figure 5			35	ns		
tPHZ	Output disable time from high level	$R_L = 110 \Omega$,	See Figure 4			50	ns		
^t PLZ	Output disable time from low level	$R_L = 110 \Omega$,	See Figure 5			35	ns		



RECEIVER SECTION

electrical characteristics over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V _{IT+}	Positive-going input threshold voltage	$I_O = -8 \text{ mA}$				0.2	V
V _{IT} _	Negative-going input threshold voltage	I _O = 8 mA		-0.2			V
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})				45		mV
٧ıK	Enable-input clamp voltage	$I_{I} = -18 \text{ mA}$				-1.5	V
Vон	High-level output voltage	$V_{ID} = 200 \text{ mV},$	$I_{OH} = -8 \text{ mA}$	3.5	4.5		V
VOL	Low-level output voltage	$V_{ID} = -200 \text{ mV},$	I _{OL} = 8 mA		0.3	0.5	V
loz	High-impedance-state output current	$V_O = 0 V \text{ to } V_{CC}$				±20	μΑ
ΊΗ	High-level enable-input current	V _{IH} = 2.4 V				-50	μΑ
IIL	Low-level enable-input current	V _{IL} = 0.4 V				-100	μΑ
	Description of the second seco	V _I = 12 V, Other input at 0 V	V _{CC} = 5 V,		0.7	1	
		V _I = 12 V, Other input at 0 V	VCC = 0 V,		0.8	1	A
'I	Bus input current	$V_I = -7 \text{ V},$ Other input at 0 V	V _{CC} = 5 V,		-0.5	-0.8	mA
		$V_I = -7 \text{ V},$ Other input at 0 V	VCC = 0 V,		-0.5	-0.8	
laa	Supply current	Driver disabled	Outputs enabled			5	mΛ
Icc	Supply current	Driver disabled	Outputs disabled			3	mA

switching characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPHL	Propagation delay time, high- to low-level output			11	22	33	ns
^t PLH	Propagation delay time, low- to high-level output	V 45V1545V 0		11	22	33	ns
tsk(p)	Pulse skew (tpHL - tpLH)	$V_{ID} = -1.5 \text{ V to } 1.5 \text{ V},$ Se	ee Figure 6		3	6	ns
t _t	Transition time				5	8	ns
^t PZH	Output enable time to high level					35	ns
t _{PZL}	Output enable time to low level	See Figure 7			30	ns	
tPHZ	Output disable time from high level		ľ			35	ns
tPLZ	Output disable time from low level					30	ns

PARAMETER MEASUREMENT INFORMATION




Figure 1. Differential and Common-Mode Output Voltages





Figure 2. Driver V_{OD} Test Circuit



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR > 1 MHz, 50% duty cycle, $t_{\Gamma} \le 6$ ns, t_{Γ

B. C_L includes probe and jig capacitance.

Figure 3. Driver Test Circuit and Differential Output Delay and Transition Time Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION




Figure 4. Driver Test Circuit and Enable and Disable Time Waveforms





Figure 5. Driver Test Circuit and Enable and Disable Time Voltage Waveforms




NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f

B. C_L includes probe and jig capacitance.

Figure 6. Receiver Test Circuit and Propagation Delay Time Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ 8 ns, $t_f \leq$ 8 ns, $t_f \leq$ 9 ns, t_f

B. CL includes probe and jig capacitance.

Figure 7. Receiver Output Enable and Disable Times



TYPICAL CHARACTERISTICS




Figure 8





Figure 10







Figure 9


DRIVER DIFFERENTIAL OUTPUT VOLTAGE


vs FREE-AIR TEMPERATURE $V_{CC} = 5 V$ Load = 54 Ω V_{OD} – Differential Output Voltage – V **V**_{IH} = 2 **V** 2 1.5 1 0.5 **–** 50 - 25 25 50 75 100 125 T_A - Free-Air Temperature - °C Figure 11




TYPICAL CHARACTERISTICS









RECEIVER

TYPICAL CHARACTERISTICS

RECEIVER OUTPUT VOLTAGE vs **DIFFERENTIAL INPUT VOLTAGE** 5 V_{IC} = 12 V Vo - Output Voltage - V V_{IC} = 0 V 3 2 V_{IC} = -7 V -80 - 60- 40 - 20 60 80 VID - Differential Input Voltage - mV

Figure 16

RECEIVER




Figure 18






Figure 17





APPLICATION INFORMATION



NOTE A: The line should be terminated at both ends in its characteristic impedance (R_T = Z_O). Stub lengths off the main line should be kept as short as possible. One SN75LBC180 typically represents less than one unit load.

Figure 20. Typical Application Circuit




MECHANICAL DATA

D (R-PDSO-G**)

14 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).


D. Falls within JEDEC MS-012

MECHANICAL DATA

N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 (20-pin package is shorter than MS-001).



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 2000, Texas Instruments Incorporated