

8K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.1

REVISION HISTORY

<u>Revision</u>	<u>Description</u>	<u>Issue Date</u>
Rev. 1.0	Initial Issue	Aug.3.2005
Rev. 1.1	Revised STSOP Package Outline Dimension	Mar.26.2008

5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan. TEL: 886-3-6668838 FAX: 886-3-6668836

8K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.1

FEATURES

■ Fast access time: 8/10/12/15ns

■ Low power consumption:

Operating current: 110/100/90/80mA (TYP.)

Standby current : 1mA (TYP.)

■ Single 5V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

■ Data retention voltage : 2.0V (MIN.)

■ Lead free and green package available

■ Package : 28-pin 300 mil SOJ

28-pin 300 mil Skinny P-DIP 28-pin 8mm x 13.4mm STSOP

GENERAL DESCRIPTION

The LY6164 is a 65,536-bit high speed CMOS static random access memory organized as 8,192 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.


The LY6164 is well designed for high speed system applications, and particularly well suited for battery back-up nonvolatile memory application.

The LY6164 operates from a single power supply of 5V and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY

Product	Operating	Vcc Pange	Vcc Range Speed		Power Dissipation			
Family	Temperature	v cc range	Speed	Standby(IsB1,TYP.)	Operating(Icc,TYP.)			
LY6164	0 ~ 70℃	4.5 ~ 5.5V	8/10/12/15ns	1mA	110/100/90/80mA			
LY6164(E)	-20 ~ 80°C	4.5 ~ 5.5V	8/10/12/15ns	1mA	110/100/90/80mA			
LY6164(I)	-40 ~ 85℃	4.5 ~ 5.5V	8/10/12/15ns	1mA	110/100/90/80mA			

FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 - A12	Address Inputs
DQ0 – DQ7	Data Inputs/Outputs
CE#, CE2	Chip Enable Inputs
WE#	Write Enable Input
OE#	Output Enable Input
Vcc	Power Supply
Vss	Ground
NC	No Connection


Lyontek Inc. reserves the rights to change the specifications and products without notice.

5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.

8K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.1

PIN CONFIGURATION



ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Terminal Voltage with Respect to Vss	VTERM	-0.5 to 6.5	V
		0 to 70(C grade)	
Operating Temperature	TA	-20 to 80(E grade)	$^{\circ}\! \mathbb{C}$
		-40 to 85(I grade)	
Storage Temperature	Тѕтс	-65 to 150	$^{\circ}\!\mathbb{C}$
Power Dissipation	Po	1	W
DC Output Current	Іоит	50	mA
Soldering Temperature (under 10 sec)	Tsolder	260	$^{\circ}\!\mathbb{C}$

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	CE2	OE#	WE#	I/O OPERATION	SUPPLY CURRENT
Standby	Н	Х	Х	Х	High-Z	I _{SB1}
Starioby	Х	L	Х	Х	High-Z	I _{SB1}
Output Disable	L	Н	Н	Н	High-Z	Icc
Read	L	Н	L	Н	D _{оит}	Icc
Write	L	Н	Χ	L	Din	Icc

Note: H = V_{IH}, L = V_{IL}, X = Don't care.



Rev. 1.1

8K X 8 BIT HIGH SPEED CMOS SRAM

DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION		MIN.	TYP. ⁻⁴	MAX.	UNIT
Supply Voltage	Vcc			4.5	5.0	5.5	V
Input High Voltage	V _{IH} *1			2.4	-	Vcc+0.5	V
Input Low Voltage	V _{IL} *2			- 0.5	-	0.8	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	ILO	$Vcc \ge Vout \ge Vss$, Output Disabled	- 1	-	1	μA	
Output High Voltage	Vон	Iон = -1mA	2.4	-	-	V	
Output Low Voltage	Vol	IoL = 2mA		-	-	0.4	V
		O de Care Me	-8	-	110	190	mA
Average Operating	laa	Cycle time = Min.	-10	-	100	180	mΑ
Power supply Current	Icc	CE# = VIL and CE2 = VIH, $I_{I/O} = 0$ mA	-12	-	90	160	mA
		II/O = UIIIA	-15	-	80	140	mA
Standby Power Supply Current	I CD4	CE# \ge V _{CC} -0.2V or CE2 \le 0.2V	-	1	5	mA	

Notes:

- 1. $V_{IH}(max) = V_{CC} + 3.0V$ for pulse width less than 10ns.
- 2. $V_{IL}(min) = Vss 3.0V$ for pulse width less than 10ns.
- 3. Over/Undershoot specifications are characterized, not 100% tested.

CAPACITANCE (TA = 25° C, f = 1.0MHz)

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	Cin	-	6	pF
Input/Output Capacitance	CI/O	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to Vcc - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	CL = 30pF + 1TTL, IoH/IoL = -4mA/8mA

^{4.} Typical values are included for reference only and are not guaranteed or tested. Typical valued are measured at $V_{CC} = V_{CC}(TYP.)$ and $T_A = 25^{\circ}C$



Rev. 1.1

8K X 8 BIT HIGH SPEED CMOS SRAM

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	LY61	64-8	LY61	64-10	LY61	64-12	LY61	64-15	UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Read Cycle Time	trc	8	-	10	-	12	-	15	-	ns
Address Access Time	taa	-	8	-	10	-	12	-	15	ns
Chip Enable Access Time	t ACE	-	8	-	10	-	12	-	15	ns
Output Enable Access Time	toe	-	4	-	5	-	6	-	7	ns
Chip Enable to Output in Low-Z	tclz*	2	-	2	-	3	-	4	-	ns
Output Enable to Output in Low-Z	tolz*	0	-	0	-	0	-	0	-	ns
Chip Disable to Output in High-Z	tcHz*	-	4	-	5	-	6	-	7	ns
Output Disable to Output in High-Z	tonz*	-	4	-	5	-	6	-	7	ns
Output Hold from Address Change	tон	3	-	3	-	3	-	3	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	LY61	64-8	LY61	64-10	LY61	64-12	LY61	64-15	UNIT
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Write Cycle Time	twc	8	-	10	-	12	-	15	-	ns
Address Valid to End of Write	taw	6.5	-	8	-	10	-	12	-	ns
Chip Enable to End of Write	tcw	6.5	-	8	-	10	-	12	-	ns
Address Set-up Time	tas	0	-	0	-	0	-	0	-	ns
Write Pulse Width	twp	6.5	-	8	-	9	-	10	-	ns
Write Recovery Time	twr	0	-	0	-	0	-	0	-	ns
Data to Write Time Overlap	tow	5	-	6	-	7	-	8	-	ns
Data Hold from End of Write Time	tон	0	-	0	-	0	-	0	-	ns
Output Active from End of Write	tow*	1.5	-	2	-	3	-	4	-	ns
Write to Output in High-Z	twnz*	-	5	-	6	-	7	-	8	ns

^{*}These parameters are guaranteed by device characterization, but not production tested.






Rev. 1.1


8K X 8 BIT HIGH SPEED CMOS SRAM

TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)



Notes:


- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low., CE2 = high.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high; otherwise tAA is the limiting parameter.
- $4.t_{CLZ}$, t_{CLZ} , t_{CHZ} and t_{CHZ} are specified with $C_L = 5pF$. Transition is measured ± 500 mV from steady state.
- 5.At any given temperature and voltage condition, tcHz is less than tcLz, toHz is less than toLz.




8K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.1

WRITE CYCLE 1 (WE# Controlled) (1,2,3,5,6)



WRITE CYCLE 2 (CE# and CE2 Controlled) (1,2,5,6)



Notes:

- 1.WE#, CE# must be high or CE2 must be low during all address transitions.
- 2.A write occurs during the overlap of a low CE#, high CE2, low WE#.
- 3.During a WE#controlled write cycle with OE# low, twp must be greater than twHz + tow to allow the drivers to turn off and data to be placed on the bus.
- 4. During this period, I/O pins are in the output state, and input signals must not be applied.
- 5.If the CE#low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 6.tow and twHz are specified with $C_L = 5pF$. Transition is measured $\pm 500mV$ from steady state.

Lyontek Inc. reserves the rights to change the specifications and products without notice.

5F, No. 2, Industry E. Rd. IX, Science-Based Industrial Park, Hsinchu 300, Taiwan.



8K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.1


DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	MIN.	TYP.	MAX.	UNIT
Vcc for Data Retention	1/00	$ \begin{array}{l} \text{CE\#} \geq \text{V}_{\text{CC}} \text{- } 0.2\text{V} \\ \text{or CE2} \leq 0.2\text{V} \end{array} $	2.0	-	5.5	V
Data Retention Current	I _{DR}	Vcc = 2.0V $CE\# \ge Vcc - 0.2V$ or $CE2 \le 0.2V$	-	0.6	3	mA
Chip Disable to Data Retention Time	tcdr	See Data Retention Waveforms (below)	0	-	-	ns
Recovery Time	t R		tRC∗	-	-	ns


tRC∗ = Read Cycle Time

DATA RETENTION WAVEFORM

Low Vcc Data Retention Waveform (1) (CE# controlled)




Low Vcc Data Retention Waveform (2) (CE2 controlled)






PACKAGE OUTLINE DIMENSION

28 pin 300 mil PDIP Package Outline Dimension






SYMBOLS	MIN.	NOR.	MAX.
Α	_	_	0.210
A1	0.015	_	_
A2	0.125	0.130	0.135
D	1.385	1.390	1.400
Е		0.310 BSC	
E1	0.283	0.288	0.293
L	0.115	0.130	0.150
€ _B	0.330	0.350	0.370
а	0	7	15


UNIT: INCH


NOTE:


1.JEDEC OUTLINE : MS-D15 AH

28-pin 300 mil SOJ Package Outline Dimension










UNIT SYM.	INCH(REF)	MM(BASE)		
Α	0.140 (MAX)	3.556 (MAX)		
A1	0.026 (MIN)	0.660 (MIN)		
A2	0.100±0.005	2.540±0.127		
В	0.018±0.003	0.457±0.076		
B1	0.028 ±0.003	0.711±0.076		
С	0.010±0.003	0.254±0.076		
D	0.710±0.010	18.03±0.254		
Е	0.337±0.010	8.560±0.254		
E1	0.300±0.005	7.620±0.127		
е	0.050±0.003	1.270±0.076		
L	0.087±0.010	2.210±0.254		
S	0.030±0.004	0.762±0.102		
Υ	0.003 (MAX)	0.076 (MAX)		

Note: 1.S/E/D dimension is not including mold flash.

2. The end flash in package lengthwise is not more than 10 mils each side.

Rev. 1.1

28 pin 8x13.4mm STSOP Package Outline Dimension




SYMBOLS	DIMENSIONS IN MILLIMETERS		DIMENSIONS IN INCHES			
	MIN	NOM	MAX	MIN	NOM	MAX
Α	1.00	1.10	1.20	0.040	0.043	0.047
A1	0.05	-	0.15	0.002	-	0.006
A2	0.91	1.00	1.05	0.036	0.039	0.041
b	0.17	0.22	0.27	0.007	0.009	0.011
С	0.10	0.15	0.20	0.004	0.006	0.008
HD	13.20	13.40	13.60	0.520	0.528	0.535
D	11.70	11.80	11.90	0.461	0.465	0.469
Е	7.90	8.00	8.10	0.311	0.315	0.319
е	-	0.55	-	-	0.0216	-
L	0.30	0.50	0.70	0.012	0.020	0.028
L1	0.675	-	-	0.027	-	-
Y	0.00	-	0.076	0.000	-	0.003
θ	0°	3°	5°	0°	3°	5°



Rev. 1.1

8K X 8 BIT HIGH SPEED CMOS SRAM

ORDERING INFORMATION





8K X 8 BIT HIGH SPEED CMOS SRAM

Rev. 1.1

THIS PAGE IS LEFT BLANK INTENTIONALLY.