FLAT-BASE TYPE INSULATED PACKAGE

## **PM75CLB120**




#### **FEATURE**

- a) Adopting new 5th generation IGBT (CSTBT) chip, which performance is improved by  $1\mu m$  fine rule process. For example, typical  $V_{ce}(sat)=1.9V$  @Tj=125°C
- b) I adopt the over-temperature conservation by Tj detection of CSTBT chip, and error output is possible from all each conservation upper and lower arm of IPM.
- New small package
   Reduce the package size by 32%, thickness by 22% from S-DASH series.
- 3¢ 75A, 1200V Current-sense IGBT type inverter
- Monolithic gate drive & protection logic
- Detection, protection & status indication circuits for, shortcircuit, over-temperature & under-voltage (P-Fo available from upper arm devices)
- Acoustic noise-less 11kW/15kW class inverter application


## **APPLICATION**

General purpose inverter, servo drives and other motor controls





FLAT-BASE TYPE INSULATED PACKAGE



# **MAXIMUM RATINGS** (Tj = 25°C, unless otherwise noted)

## **INVERTER PART**

Symbol	Parameter	Condition	Ratings	Unit
VCES	Collector-Emitter Voltage	VD = 15V, VCIN = 15V	1200	V
±lc	Collector Current	Tc = 25°C	75	Α
±ICP	Collector Current (Peak)	Tc = 25°C	150	Α
Pc	Collector Dissipation	$Tc = 25^{\circ}C$ (Note-2)	457	W
Tj	Junction Temperature		-20 ~ +150	°C

# **CONTROL PART**

Symbol	Parameter	Condition	Ratings	Unit
VD	Supply Voltage	Applied between: Vup1-Vupc Vvp1-Vvpc, Vwp1-Vwpc, Vn1-Vnc	20	V
VCIN	Input Voltage	Applied between : UP-VUPC, VP-VVPC WP-VWPC, UN • VN • WN-VNC	20	٧
VFO	Fault Output Supply Voltage	Applied between : UFO-VUPC, VFO-VVPC, WFO-VWPC FO-VNC	20	V
IFO	Fault Output Current	Sink current at UFO, VFO, WFO, FO terminals	20	mA

**FLAT-BASE TYPE INSULATED PACKAGE** 

#### **TOTAL SYSTEM**

Symbol	Parameter	Condition	Ratings	Unit
VCC(PROT)	Supply Voltage Protected by SC	VD = 13.5 ~ 16.5V, Inverter Part, Tj = +125°C Start	800	V
VCC(surge)	Supply Voltage (Surge)	Applied between : P-N, Surge value	1000	V
ТС	Module Case Operating Temperature	(Note-2)	−20 ~ +100	°C
Tstg	Storage Temperature		-40 ~ <b>+</b> 125	°C
Viso	Isolation Voltage	60Hz, Sinusoidal, Charged part to Base, AC 1 min.	2500	Vrms

# THERMAL RESISTANCES

	_	Condition		Limits		
Symbol	Parameter			Тур.	Max.	Unit
Rth(j-c)Q		Inverter IGBT (per 1 element) (Note-1)	_	_	0.21	
Rth(j-c)F	Junction to case Thermal	Inverter FWDi (per 1 element) (Note-1)	_	_	0.30	1
Rth(j-c)Q	Resistances	Inverter IGBT (per 1 element) (Note-2)	_	_	0.27	°C/W
Rth(j-c)F		Inverter FWDi (per 1 element) (Note-2)	_	_	0.39	30/00
Rth(c-f)	Contact Thermal Resistance	Case to fin, (per 1 module)			0.000	1
		Thermal grease applied	_	_	0.038	


(Note-1) Tc measurement point is just under the chips (Bottom view).


If you use this value, Rth(f-a) should be measured just under the chips. (Note-2) Tc measurement point is as shown below (Top view).

Table1: Tc measurement point of just under the chips.

(Unit: mm)

arm	U	Р	V	Р	W	P	U	N	V	N	W	N/
axis	IGBT	FWDi										
Х	28.3	28.3	65.0	65.0	87.0	87.0	39.3	39.3	54.0	54.0	76.0	76.0
Υ	-8.2	2.0	-8.2	2.0	-8.2	2.0	6.2	-4.0	6.2	-4.0	6.2	-4.0





# **ELECTRICAL CHARACTERISTICS** (Tj = 25°C, unless otherwise noted) **INVERTER PART**

		Condition			Unit		
Symbol	Parameter	Condition	Condition			Max.	Offic
1/05/ 0	Collector-Emitter	VD = 15V, IC = 75A	Tj = 25°C	_	1.8	2.3	V
VCE(sat)	Saturation Voltage	VCIN = 0V, Pulsed (Fig.	I) Tj = 125°C	_	1.9	2.4	\ \
VEC	FWDi Forward Voltage	-Ic = 75A, VD = 15V, VCIN = 15V (Fig. 2)			2.5	3.5	V
ton		\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\		0.5	1.0	2.5	
trr		VD = 15V, VCIN = 0V↔15V		_	0.5	0.8	
tc(on)	Switching Time	Vcc = 600V, Ic = 75A		_	0.4	1.0	μs
toff		Tj = 125°C	(F: 0.4)	_	2.0	3.0	
tc(off)		Inductive Load	(Fig. 3,4)	_	0.7	1.2	
ICES	Collector-Emitter	Ver Vere Very 45V (5:-	Tj = 25°C	_	_	1	A
	Cutoff Current	VCE = VCES, VCIN = 15V (Fig. :	Tj = 125°C	_	_	10	mA

FLAT-BASE TYPE INSULATED PACKAGE

## **CONTROL PART**

Cumple of	Daniel de la Constitución de la			1.114			
Symbol	Parameter	Condition		Min.	Тур.	Max.	Unit
ID	Circuit Current	VD = 15V. VCIN = 15V	VN1-VNC	_	15	25	
ID	Circuit Current	VD = 13V, VCIN = 13V	VXP1-VXPC	_	5	10	mA
Vth(ON)	Input ON Threshold Voltage	Applied between: UP-VUPC, VP-VVPC,	WP-VWPC	1.2	1.5	1.8	V
Vth(OFF)	Input OFF Threshold Voltage	Un • Vn • Wn-Vnc		1.7	2.0	2.3	V
SC	Short Circuit Trip Level	$-20 \le T_j \le 125^{\circ}C, V_D = 15V$	(Fig. 3,6)	150	_	_	Α
toff(SC)	Short Circuit Current Delay Time	VD = 15V	(Fig. 3,6)	_	0.2	_	μs
ОТ	Over Temperature Protection	Detect Tj of IGBT chip	Trip level	135	145	155	°C
OTr	Over remperature Protection		Reset level	_	125	_	
UV	Supply Circuit Under-Voltage	–20 ≤ T <sub>i</sub> ≤ 125°C	Trip level	11.5	12.0	12.5	V
UVr	Protection	-20 ≤ 1] ≤ 125 C	Reset level	_	12.5	_	\ \ \
IFO(H)	Fault Output Current	VD = 15V. VCIN = 15V	(Note-3)	_	_	0.01	mA
IFO(L)	Fault Output Current	VD = 13V, VCIN = 13V	(14016-3)	_	10	15	'''A
tFO	Minimum Fault Output Pulse Width	VD = 15V	(Note-3)	1.0	1.8	_	ms

(Note-3) Fault output is given only when the internal SC, OT & UV protections schemes of either upper or lower arm device operate to protect it.

## **MECHANICAL RATINGS AND CHARACTERISTICS**

	5 .	Condition			1.114		
Symbol Parameter	Parameter			Min.	Тур.	Max.	Unit
_	Mounting torque	Mounting part screw:	: M5	2.5	3.0	3.5	N•m
_	Weight	_			340	_	g

#### **RECOMMENDED CONDITIONS FOR USE**

Symbol	Parameter	Condition	Recommended value	Unit
Vcc	Supply Voltage	Applied across P-N terminals	≤ 800	V
VD	Control Supply Voltage	Applied between: VuP1-VuPc, VVP1-VVPC VWP1-VWPC, VN1-VNC (Note-4)	15.0 ± 1.5	٧
VCIN(ON)	Input ON Voltage	Applied between: UP-VUPC, VP-VVPC, WP-VWPC	≤ 0.8	V
VCIN(OFF)	Input OFF Voltage	Un • Vn • Wn-Vnc	≥ 9.0	v I
fPWM	PWM Input Frequency	Using Application Circuit of Fig. 8	≤ 20	kHz
tdead	Arm Shoot-through Blocking Time	For IPM's each input signals (Fig. 7)	≥ 2.5	μs

(Note-4) With ripple satisfying the following conditions dv/dt swing  $\leq \pm 5 \text{V}/\mu\text{s}$ , Variation  $\leq 2 \text{V}$  peak to peak





FLAT-BASE TYPE INSULATED PACKAGE

#### PRECAUTIONS FOR TESTING

- Before appling any control supply voltage (VD), the input terminals should be pulled up by resistores, etc. to their corresponding supply voltage and each input signal should be kept off state.
   After this, the specified ON and OFF level setting for each input signal should be done.
- 2. When performing "SC" tests, the turn-off surge voltage spike at the corresponding protection operation should not be allowed to rise above VCES rating of the device.

(These test should not be done by using a curve tracer or its equivalent.)











Fig. 6 SC test waveform



1.5V: Input on threshold voltage Vth(on) typical value, 2V: Input off threshold voltage Vth(off) typical value

Fig. 7 Dead time measurement point example



FLAT-BASE TYPE INSULATED PACKAGE




Fig. 8 Application Example Circuit

#### NOTES FOR STABLE AND SAFE OPERATION;

- Design the PCB pattern to minimize wiring length between opto-coupler and IPM's input terminal, and also to minimize the stray capacity between the input and output wirings of opto-coupler.
- Connect low impedance capacitor between the Vcc and GND terminal of each fast switching opto-coupler.
- Fast switching opto-couplers: tPLH, tPHL  $\leq 0.8 \mu s$ , Use High CMR type.
- Slow switching opto-coupler: CTR > 100%
- Use 4 isolated control power supplies (VD). Also, care should be taken to minimize the instantaneous voltage charge of the power supply.
- Make inductance of DC bus line as small as possible, and minimize surge voltage using snubber capacitor between P and N terminal.
- •Use line noise filter capacitor (ex. 4.7nF) between each input AC line and ground to reject common-mode noise from AC line and improve noise immunity of the system.

