8-bit Proprietary Microcontrollers

CMOS

F²MC-8FX MB95R203

MB95R203

■ DESCRIPTION

The MB95R203 is general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers contain a variety of peripheral functions.

Note: F²MC is the abbreviation of FUJITSU Flexible Microcontroller.

■ FEATURES

• F2MC-8FX CPU core

Instruction set optimized for controllers

- · Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instruction
- Bit manipulation instructions etc.
- Clock
 - · Selectable Main clock source

Main OSC clock (Up to 10 MHz, Maximum Machine clock frequency is 5 MHz) External clock (Up to 20 MHz, Maximum Machine clock frequency is 10 MHz) Internal main CR clock (Typ 1 MHz, Machine clock frequency is 1 MHz)

• Selectable Sub clock source

Sub OSC clock (32 kHz)

Sub internal CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)



(Continued)

- Timer
 - 8/16-bit composite timer
 - Timebase timer
 - · Watch prescaler
- UART/SIO
 - Offers clock asynchronous (UART) or clock synchronous (SIO) serial data transfer
 - Full duplex double buffer
- I²C
 - Built-in wake-up function
- External interrupt
 - Interrupt by the edge detection (Select rising edge/falling edge/both edges)
 - Can be used to recover from low-power consumption modes (also called standby mode)
- 8/10-bit A/D converter
 - 8-bit or 10-bit resolutions can be selected
- Low-power consumption (standby) mode
 - Stop mode
 - Sleep mode
 - · Watch mode
 - · Timebase timer mode
- I/O port : Max 16
 - General-purpose I/O ports (Max) :

CMOS I/O: 12, N-ch open drain: 4


- On-chip debug
 - 1 wire serial control
 - Support serial writing. (Asynchronous mode)
- Hardware/Software watchdog timer
 - Built-in Hardware watchdog timer
- Low voltage detection circuit (LVD)
 - · Low voltage detection reset circuit
 - Circuit to monitor FRAM power supply
- Clock supervisor counter (CSV)
 - Built-in Clock supervise function
- Programmable input voltage levels of port
 - CMOS input level / hysteresis input level
- FRAM
 - Non-volatile memory
 - 8 Kbytes of FRAM integrated on-chip
- FRAM memory security function
 - · Protects the content of FRAM memory

■ PRODUCT OVERVIEW

Part number	MB95R203						
Parameter	MID93R2U3						
ROM (FRAM) capacity	8 Kbytes						
RAM capacity	496 bytes						
Reset output	Yes						
Low voltage detection	Yes						
CPU function	Number of basic instructions : 136 instructions Instruction bit length : 8 bits Instruction length : 1 to 3 bytes Data bit length : 1, 8, and 16 bits Minimum instruction execution time : 300 ns (at machine clock 10 MHz) Interrupt processing time : 1.7 μs (at machine clock 10 MHz)						
Port	General-purpose I/O ports (Max) : 16 CMOS I/O : 12, N-ch open drain : 4						
Timebase timer	Interrupt cycle: 0.256 ms to 8.3 s (at external 4 MHz)						
Hardware/software Watchdog timer	Reset generation cycle Main clock at 10 MHz : 105 ms (Min) Subclock CR can be used as the Watchdog source clock.						
Wild registers	It can be used to replace three bytes of data.						
UART/SIO	Able to transfer data using UART/SIO Variable data length (5/6/7/8-bit), built-in baud rate generator Transfer rate (2400 bps to 125000 bps at 10 MHz), full-duplex transfers with built-in double buffers NRZ type transfer format, error detection function LSB-first or MSB-first can be selected Capable of clock synchronous (SIO) or clock asynchronous (UART) serial data transfer						
I ² C bus	Transmit and receive master/slave Bus function, arbitration function, transfer direction detection function Start condition repeated generation and detection functions Built-in timeout detection function						
0/40 1:4 1/10 2 2 2 2 2 2 2 2 2	6 ch						
8/10-bit A/D converter	8-bit or 10-bit resolution can be selected						
	2 ch						
Can be configured as a 2 ch × 8-bit timer or 1 ch × 16-bit timer Built-in timer function, PWC function, PWM function and capture function count clock: available from internal clocks (7 types) or external clocks With square wave output							
	6 ch						
External interrupt	Interrupt by edge detection (Select rising edge/falling edge/both edges) Can be used to recover from standby modes						
On-chip debug	1 wire serial control Support serial writing. (Asynchronous mode)						

Part number Parameter	MB95R203					
Watch prescaler	Eight different time intervals can be selected.					
FRAM	Non-volatile memory Number of read/write cycles: (Min)10 ¹⁰ times (Typ)10 ¹¹ times Data retention characteristics: 10 years (+ 55 °C) Read security function Function to monitor FRAM power supply					
Standby Mode	Sleep mode, Stop mode, Watch mode, timebase timer mode					
Package	SDIP-24, SOP-20					

■ PIN ASSIGNMENT




■ PIN DESCRIPTION

Pin	no.		I/O		
SDIP24	SOP20	Pin name	Circuit type*	Function	
1	1	X0	В	Main clock input oscillation pin	
3	2	X1	В	Main clock input/output oscillation pin	
4	3	Vss	_	Power supply pin (GND)	
5	4	PG2/X1A	С	General-purpose I/O port This pin is also used as Sub clock input/output oscillation pin.	
6	5	PG1/X0A	С	General-purpose I/O port This pin is also used as Sub clock input oscillation pin.	
7	6	Vcc		Power supply pin	
8	7	P65/SCL	I	General-purpose I/O port This pin is also used as I ² C clock I/O.	
9	8	PF2/RST	А	General-purpose I/O port This pin is also used as reset pin	
10	9	P62/TO10	D	General-purpose I/O port High current port This pin is also used as 8/16-bit composite timer ch.1 output.	
12	10	P63/TO11	D	General-purpose I/O port This pin is also used as 8/16-bit composite timer ch.1 output. High current port	
13	11	P64/SDA/EC1	I	General-purpose I/O port This pin is also used as I ² C data I/O. This pin is also used as 8/16-bit composite timer ch.1 clock input.	
15	12	P00/AN00	Е	General-purpose I/O port This pin is also used as A/D converter analog input.	
16	13	P01/AN01	Е	General-purpose I/O port This pin is also used as A/D converter analog input.	
17	14	P02/INT02/AN02/ UCK	E	General-purpose I/O port This pin is also used as external interrupt input. This pin is also used as A/D converter analog input. This pin is also used as UART/SIO clock I/O.	
18	15	P03/INT03/AN03/ UO	E	General-purpose I/O port This pin is also used as external interrupt input. This pin is also used as A/D converter analog input. This pin is also used as UART/SIO data output.	
19	16	P04/INT04/AN04/ UI/HCLK1/EC0	F	General-purpose I/O port This pin is also used as external interrupt input. This pin is also used as A/D converter analog input. This pin is also used as UART/SIO data input. This pin is also used as 8/16-bit composite timer ch.0 clock input.	

Pin	no.		I/O					
SDIP24	SOP20	Pin name	Circuit type*	Function				
20	17	P05/INT05/AN05/ TO00/HCLK2	E	General-purpose I/O port This pin is also used as external interrupt input. This pin is also used as A/D converter analog input. The pins are also used as 8/16-bit compound timer ch.0 output. This pin is also used as the external clock input.				
21	18	P06/INT06/TO01	G	General-purpose I/O port High current port This pin is also used as external interrupt input. This pin is also used as 8/16-bit compound timer ch.0 output.				
22	19	P07/INT07	G	General-purpose I/O port This pin is also used as external interrupt input.				
24	20	P12/EC0/DBG	н	General-purpose I/O port This pin is also used as DBG input pin. This pin is also used as 8/16-bit composite timer ch.0 clock input.				
2, 11, 14, 23		NC		Internal connect pin. Be sure this pin is left open.				

^{* :} For the I/O circuit type, refer to "■ I/O CIRCUIT TYPE".

■ I/O CIRCUIT TYPE



(Continu	, and the second	Domarko
Туре	Circuit	Remarks
E	Pull-up control	CMOS outputHysteresis inputWith pull-up control
	P-ch Digital output	
	Digital output	
	Analog input	
	A/D control Standby control Hysteresis input	
F	Pull-up control	CMOS outputHysteresis inputCMOS input
	P-ch Digital output	With pull-up control
	Digital output	
	Analog input	
	A/D control Standby control Hysteresis input	
	CMOS input	
G	Pull-up control	Hysteresis inputCMOS outputWith pull-up control
	P-ch Digital output	
	Digital output	
	Standby control Hysteresis input	
Н	Hysteresis input	N-ch open drain output Hysteresis input
	Digital output N-ch	
I	N-ch Digital output	N-ch open drain outputCMOS inputHysteresis input
	CMOS input	
	Standby control Hysteresis input	

■ NOTES ON DEVICE HANDLING

Preventing Latch-up

Care must be taken to ensure that maximum voltage ratings are not exceeded when they are used. Latch-up may occur on CMOS ICs if voltage higher than Vcc or lower than Vss is applied to input and output pins other than medium- and high-withstand voltage pins or if higher than the rating voltage is applied between Vcc pin and Vss pin.

When latch-up occurs, power supply current increases rapidly and might thermally damage elements.

• Stable Supply Voltage

Supply voltage should be stabilized.

A sudden change in power-supply voltage may cause a malfunction even within the guaranteed operating range of the Vcc power-supply voltage.

For stabilization, in principle, keep the variation in Vcc ripple (p-p value) in a commercial frequency range (50 Hz / 60 Hz) not to exceed 10% of the standard Vcc value and suppress the voltage variation so that the transient variation rate does not exceed 0.1 V/ms during a momentary change such as when the power supply is switched.

Precautions for Use of External Clock

Even when an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from sub clock mode or stop mode.

• Do not use a sample used in program development as mass-produced product.

■ PIN CONNECTION

Treatment of Unused Input Pin

Leaving unused input pins unconnected can cause abnormal operation or latch-up, leaving to permanent damage. Unused input pins should always be pulled up or down through resistance of at least 2 $k\Omega$. Any unused input/output pins may be set to output mode and left open, or set to input mode and treated the same as unused input pins. If there is unused output pin, make it to open.

Power Supply Pins

In products with multiple V_{CC} or V_{SS} pins, the pins of the same potential are internally connected in the device to avoid abnormal operations including latch-up. However, you must connect the pins to external power supply and a ground line to lower the electro-magnetic emission level, to prevent abnormal operation of strobe signals caused by the rise in the ground level, and to conform to the total output current rating.

Moreover, connect the current supply source with the V_{CC} and V_{SS} pins of this device at the low impedance. It is also advisable to connect a ceramic bypass capacitor of approximately 0.1 μ F between V_{CC} and V_{SS} near this device.

• DBG Pin

Connect the DBG pin directly to external Pull-up.

To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the DBG pins to Vcc or Vss pins.


The DBG pin should not stay at "L" level after power-on until the reset output is released.

• RST Pin

Connect the RST pin directly to Pull-up.

To prevent the device unintentionally entering test mode due to noise, lay out the printed circuit board so as to minimize the distance from the $\overline{\text{RST}}$ pins to Vcc or Vss pins.

The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output can be enabled by the RSTOE bit of the SYSC register, and the reset input function or the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.



■ RESTRICTIONS

• Data written to FRAM before IR reflow is not guaranteed to retain after IR reflow. (Data written to FRAM might be broken by heart processing at IR reflow.)


■ NOTES ON DEBUG

- Although the [Upload Flash Memory] button is enabled, clicking it does not start the actual processing.
- When you click on the [Erase Flash Memory] button on SOFTUNE Workbench, data is overwritten into the FRAM area, as shown below.

Address	Data to be overwritten			
F554 _H	55н			
FAAAH	АОн			
FFBCH	Indeterminate			
FFBDH	Indeterminate			
Entire FRAM except the above	FFH			

• Be very careful not to apply voltages to the pins PF2/RST in excess of the absolute maximum ratings. Especially when handling devices in the environment compatible to the package, such as MB95F200H/210H and so on, the voltage may be erroneously applied to the pins PF2/RST in excess of the maximum rating and it may cause thermal breakdown of the device.


■ BLOCK DIAGRAM



■ CPU CORE

1. Memory space

Memory space of the MB95R203 is 64 Kbytes and consists of I/O area, data area, and program area. The memory space includes special-purpose areas such as the general-purpose registers and vector table. Memory map of the MB95R203 shown below.



■ I/O MAP

Address	Register abbreviation	Register name	R/W	Initial value
0000н	PDR0	Port 0 data register	R/W	0000000в
0001н	DDR0	Port 0 direction register	R/W	0000000в
0002н	PDR1	Port 1 data register	R/W	0000000в
0003н	DDR1	Port 1 direction register	R/W	0000000в
0004н	_	(disabled)	_	_
0005н	WATR	Oscillation stabilization wait time setting register	R/W	11111111в
0006н	_	(disabled)	_	_
0007н	SYCC	System clock control register	R/W	XXXXXX11 _B
0008н	STBC	Standby control register	R/W	00000XXXв
0009н	RSRR	Reset source register	R	XXXXXXXX
000Ан	TBTC	Timebase timer control register	R/W	0000000в
000Вн	WPCR	Watch prescaler control register	R/W	0000000в
000Сн	WDTC	Watchdog timer control register	R/W	0000000в
000Дн	SYCC2	System clock control register 2	R/W	ХХ100011в
000Ен to 0015н	_	(disabled)	_	_
0016н	PDR6	Port 6 data register	R/W	0000000в
0017н	DDR6	Port 6 direction register		0000000в
0018н to 0027н	_	(disabled)		_
0028н	PDRF	Port F data register	R/W	0000000в
0029н	DDRF	Port F direction register	R/W	0000000В
002Ан	PDRG	Port G data register	R/W	0000000в
002Вн	DDRG	Port G direction register	R/W	0000000в
002Сн	PUL0	Port 0 pull-up register	R/W	0000000в
002Dн to 0034н	_	(disabled)		_
0035н	PULG	Port G pull-up register	R/W	00000000в
0036н	T01CR1	8/16-bit compound timer 01 control status register 1 ch.0	R/W	00000000в
0037н	T00CR1	8/16-bit compound timer 00 control status register 1 ch.0	R/W	00000000в
0038н	T11CR1	8/16-bit compound timer 11 control status register 1 ch.1	R/W	00000000в
0039н	T10CR1	8/16-bit compound timer 10 control status register 1 ch.1	R/W	0000000в

Address	Register abbreviation				
003Ан to 0048н	_	(disabled)	_	_	
0049н	EIC10	External interrupt circuit control register ch.2/ch.3	R/W	00000000в	
004Ан	EIC20	External interrupt circuit control register ch.4/ch.5	R/W	0000000в	
004Вн	EIC30	External interrupt circuit control register ch.6/ch.7	R/W	0000000в	
004Сн to 0055н	_	(disabled)	_	_	
0056н	SMC1	UART/SIO serial mode control register 1	R/W	00000000в	
0057н	SMC2	UART/SIO serial mode control register 2	R/W	00100000в	
0058н	SSR	UART/SIO serial status and data register	R/W	0000001в	
0059н	TDR	UART/SIO serial output data register	R/W	00000000в	
005Ан	RDR	UART/SIO serial input data register	R/W	0000000в	
005Вн to 005Fн	_	(disabled)		_	
0060н	IBCR00	I ² C bus control register 0	R/W	0000000в	
0061н	IBCR10	I ² C bus control register 1	R/W	0000000В	
0062н	IBSR0	I ² C bus status register	R/W	0000000в	
0063н	IDDR0	I ² C data register	R/W	0000000в	
0064н	IAAR0	I ² C address register	R/W	0000000в	
0065н	ICCR0	I ² C clock control register	R/W	0000000В	
0066н	FSCR	FRAM status/control register	R/W	0000000в	
0067н	FRAC	FRAM register access control register	R/W	0000000В	
0068н	FABH	FRAM write permit start address register (H)	R/W	111111111	
0069н	FABL	FRAM write permit start address register (L)	R/W	111111111в	
006Ан	FASH	FRAM write permit area size register (H)	R/W	0000000в	
006Вн	FASL	FRAM write permit area size register (L)	R/W	0000000В	
006Сн	ADC1	8/10-bit A/D converter control register 1	R/W	0000000В	
006Dн	ADC2	8/10-bit A/D converter control register 2	R/W	0000000В	
006Ен	ADDH	8/10-bit A/D converter data register (upper byte)	R/W	0000000В	
006Fн	ADDL	8/10-bit A/D converter data register (lower byte)	R/W	0000000В	
0070н	FVAH	FRAM violation address register (H)	R	XXXXXXXXB	
0071н	FVAL	FRAM violation address register (L)	R	XXXXXXXX	

Address	Register abbreviation	Register name	R/W	Initial value
0072н				
to		(disabled)	_	
0075н	WDEN	William in the second s	DAM	0000000
0076н	WREN	Wild register address compare enable register	R/W	00000000в
0077н	WROR	Wild register data test setting register	R/W	0000000В
0078н	_	Register bank pointer (RP), Mirror of direct bank pointer (DP)		
0079н	ILR0	Interrupt level setting register 0	R/W	111111111
007Ан	ILR1	Interrupt level setting register 1	R/W	111111111
007Вн	ILR2	Interrupt level setting register 2	R/W	111111111
007Сн	ILR3	Interrupt level setting register 3	R/W	11111111В
007Dн	ILR4	Interrupt level setting register 4	R/W	11111111в
007Ен	ILR5	Interrupt level setting register 5	R/W	11111111в
007Fн	_	(disabled)	_	_
0F80н	WRARH0	Wild register address setting register (upper byte) ch.0	R/W	0000000в
0F81н	WRARL0	Wild register address setting register (lower byte) ch.0		0000000в
0F82н	WRDR0	Wild register data setting register ch.0	R/W	0000000В
0F83н	WRARH1	Wild register address setting register (upper byte) ch.1	R/W	0000000в
0F84н	WRARL1	Wild register address setting register (lower byte) ch.1	R/W	0000000в
0F85н	WRDR1	Wild register data setting register ch.1	R/W	0000000В
0F86н	WRARH2	Wild register address setting register (upper byte) ch.2	R/W	0000000в
0F87н	WRARL2	Wild register address setting register (lower byte) ch.2	R/W	0000000в
0F88н	WRDR2	Wild register data setting register ch.2	R/W	0000000В
0F89н to 0F91н	_	(disabled)	_	_
0F92н	T01CR0	8/16-bit compound timer 01 control status register 0 ch.0	R/W	0000000в
0F93н	T00CR0	8/16-bit compound timer 00 control status register 0 ch.0	R/W	00000000в
0F94н	T01DR	8/16-bit compound timer 01 data register ch.0	R/W	00000000в
0F95н	T00DR	8/16-bit compound timer 00 data register ch.0	R/W	00000000в
0F96н	TMCR0	8/16-bit compound timer 00/01 timer mode control register ch.0	R/W	00000000в
0F97н	T11CR0	8/16-bit compound timer 11 control status register 0 ch.1	R/W	00000000в
0F98н	T10CR0	8/16-bit compound timer 10 control status register 0 ch.1	R/W	0000000в

(Continued)

Address	Register abbreviation	Register name	R/W	Initial value
0F99н	T11DR	8/16-bit compound timer 11 data register ch.1	R/W	0000000В
0F9Ан	T10DR	8/16-bit compound timer 10 data register ch.1	R/W	0000000В
0F9Вн	TMCR1	8/16-bit compound timer 10/11 timer mode control register ch.1	R/W	00000000в
0F9Сн to 0FBDн	_	(disabled)	_	_
0FBEн	PSSR0	UART/SIO prescaler select register	R/W	0000000в
0FBFн	BRSR0	UART/SIO baud rate setting register	R/W	0000000В
0FC0н to 0FC2н	_	(disabled)	_	_
0FС3н	AIDRL	A/D input disable register lower	R/W	0000000В
0FC4н to 0FE3н	_	(disabled)		_
0FE4н	CRTH	CR-trimming register upper	R/W	1XXXXXXXB
0FE5н	CRTL	CR-trimming register lower	R/W	000XXXXXB
0FE6н, 0FE7н	_	(disabled)	_	_
0FE8н	SYSC	System control register	R/W	11000-11в
0FE9н	CMCR	Clock monitor control register	R/W	000000в
0FEA _н	CMDR	Clock monitor data register	R/W	0000000В
0FEBн	WDTH	Watchdog ID register upper	R/W	XXXXXXX
0FECн	WDTL	Watchdog ID register lower		XXXXXXXXB
0FEDн	_	(disabled)		_
0FEEн	ILSR	Input level select register	R/W	Ов
0FEFн to 0FFFн	_	(disabled)	_	_

• R/W access symbols

R/W : Readable / Writable

R : Read only W : Write only

• Initial value symbols

0 : The initial value of this bit is "0".1 : The initial value of this bit is "1".

X: The initial value of this bit is undefined.

Note: Do not write to the "(Disabled)". Reading the "(Disabled)" returns an undefined value.

■ INTERRUPT SOURCE TABLE

Interrupt source	Interrupt request		r table ress	Bit name of interrupt level	Priority order of interrupt sources
·	number Upper Lower setting register		setting register	of the same level (occurring simultaneously)	
External interrupt ch.4	IRQ00	FFFAH	FFFBH	L00 [1:0]	High
External interrupt ch.5	IRQ01	FFF8H	FFF9H	L01 [1 : 0]	A
External interrupt ch.2	IDOOO	FFFCLI		1.00.[4 . 0]	†
External interrupt ch.6	IRQ02	FFF6H	FFF7H	L02 [1 : 0]	
External interrupt ch.3	IDOOO			1.02.[4 . 0]	
External interrupt ch.7	IRQ03	FFF4H	FFF5H	L03 [1 : 0]	
UART/SIO (transmit)	ID004	ГГГОП	ГГГОЦ	1.04.[4 . 0]	
UART/SIO (receive)	- IRQ04	FFF2H	FFF3H	L04 [1 : 0]	
8/16-bit composite timer ch.0 (Lower)	IRQ05	FFF0H	FFF1H	L05 [1 : 0]	
8/16-bit composite timer ch.0 (Upper)	IRQ06	FFEEH	FFEFH	L06 [1 : 0]	
_	IRQ07	FFECH	FFEDH	L07 [1 : 0]	
_	RQ08	FFEAH	FFEBH	L08 [1 : 0]	
FRAM (UDEF, PROT)	IRQ09	FFE8H	FFE9H	L09 [1 : 0]	
_	IRQ10	FFE6H	FFE7H	L10 [1 : 0]	
_	IRQ11	FFE4H	FFE5H	L11 [1 : 0]	
_	IRQ12	FFE2H	FFE3H	L12 [1 : 0]	
_	IRQ13	FFE0H	FFE1H	L13 [1 : 0]	
8/16-bit composite timer ch.1 (Upper)	IRQ14	FFDEH	FFDFH	L14 [1 : 0]	
_	IRQ15	FFDCH	FFDDH	L15 [1 : 0]	
I ² C complete/error	IDO46	EEDALL	FEDRU	1.40 [4 . 0]	
I ² C stop/AL/wakeup	- IRQ16	FFDAH	FFDBH	L16 [1 : 0]	
_	IRQ17	FFD8H	FFD9H	L17 [1:0]	
8/10-bit A/D converter	IRQ18	FFD6H	FFD7H	L18 [1 : 0]	
Timebase timer	IRQ19	FFD4H	FFD5H	L19 [1 : 0]	
Watch prescaler	IRQ20	FFD2H	FFD3H	L20 [1 : 0]	
_	IRQ21	FFD0H	FFD1H	L21 [1 : 0]	
8/16-bit composite timer ch.1 (Lower)	IRQ22	FFCEH	FFCFH	L22 [1 : 0]	₩
FRAM (AREA)	IRQ23	FFCCH	FFCDH	L23 [1 : 0]	Low

■ ELECTRICAL CHARACTERISTICS

1. Absolute Maximum Ratings

Parameter	Rati		ing	Unit	Remarks		
Parameter	Symbol	Min		Max	Unit	Keillarks	
Power supply voltage*1	Vcc	Vss -	- 0.3	Vss + 4.0	V		
Innut valtage*1	Vıı	Vss -	- 0.3	Vss + 4.0	V	Other than P64, P65*2	
Input voltage*1	V ₁₂	Vss -	- 0.3	Vss + 6.0	V	P64, P65	
Output voltage*1	Vo	Vss -	- 0.3	Vss + 4.0	V	*2	
"I " lovel maximum output ourrent	lo _{L1}			15	mA	Other than P05, P06, P62 and P63	
"L" level maximum output current	l _{OL2}		_	15	mA	P05, P06, P62 and P63	
"I " lovel everege current	lolav1			4	mΛ	Other than P05, P06, P62 and P63 Average output current = operating current × operating ratio (1pin)	
"L" level average current	lolav2			12	mA	P05, P06, P62 and P63 Average output current = operating current × operating ratio (1pin)	
"L" level total maximum output current	ΣΙοι	_	_	100	mA		
"L" level total average output current	ΣΙοιαν	_	_	50	mA	Total average output current = operating current × operating ratio (Total of pins)	
"L" lovel maximum output ourrent	І он1			-15	mA	Other than P05, P06, P62 and P63	
"H" level maximum output current	10н2	1 —		-15	ША	P05, P06, P62 and P63	
"L" lovel everage current	Iонаv1			-4	mΛ	Other than P05, P06, P62 and P63 Average output current = operating current × operating ratio (1 pin)	
"H" level average current	Iонаv2		_	-8	mA	P05, P06, P62 and P63 Average output current = operating current × operating ratio (1pin)	
"H" level total maximum output current	ΣІон	_	_	-100	mA		
"H" level total average output current	ΣΙοнаν	_	_	-50	mA	Total average output current = operating current × operating ratio (Total of pins)	
Power consumption	Pd	_	_	320	mW		
Operating temperature	TA	-2	20	+ 70	°C		
Storage temperature	Tstg	-2	20	+ 85	°C		

(Continued)

- *1 : The parameter is based on $V_{SS} = 0.0 \text{ V}$.
- *2 : V_{11} and V_{02} should not exceed V_{02} + 0.3 V_{02} V. V_{11} must not exceed the rating voltage.

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

2. Recommended Operating Conditions

(Vss = 0.0 V)

Parameter	Symbol	Rat	ing	Unit	Remarks	
Tarameter		Min	Max	Offic	Remarks	
		2.7	3.6		In normal operating	
Power supply voltage	Vcc	3.0	3.6	V	On-chip debug mode	
		2.6	3.6		Hold condition in STOP mode	
Operating temperature	Та	-20	+70	°C	Other than on-chip debug mode	
Operating temperature		+5	+35	°C	On-chip debug mode	

WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure. No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.

3. DC Characteristics

(Vcc = 3.3 V, Vss = 0.0 V, $T_A = -20$ °C to +70 °C)

		5.			Value			D	
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks	
	V _{IH1}	P04	*1	0.7 Vcc	_	Vcc + 0.3	V	When CMOS input level (Hysteresis input) is selected	
"H" level input voltage	V _{IH2}	P64, P65	*1	0.7 Vcc	_	Vss + 5.5	V	When CMOS input level (Hysteresis input) is selected	
	VIHS1	P00 to P07, P12, P62, P63, PG1, PG2	*1	0.8 Vcc	_	Vcc + 0.3	V	Hysteresis input	
	V _{IHS2}	P64, P65	*1	0.8 Vcc		Vss + 5.5	V	Hysteresis input	
	Vінм	PF2		0.8 Vcc		Vcc + 0.3	V	Hysteresis input	
	VıL	P04, P64, P65	*1	Vss - 0.3		0.3 Vcc	٧	When CMOS input level (Hysteresis input) is selected	
"L" level input voltage	VILS	P00 to P07, P12, P62 to P65, PG1, PG2	*1	Vss - 0.3	_	0.2 Vcc	V	Hysteresis input	
	VILM	PF2		Vss - 0.3	_	0.3 Vcc	V	Hysteresis input	
Open-drain	V _{D1}	P64, P65	_	Vss - 0.3	_	Vss + 5.5	V		
output applica- tion voltage	V _{D2}	PF2, P12	_	Vss - 0.3	_	0.2 Vcc	V		
"H" level output voltage	Vон1	Output pins other than P05, P06, P62 to P65, PF2, P12	Iон = -4.0 mA	2.4	_	_	V		
	V _{OH2}	P05, P06, P62, P63	Iон = -8.0 mA	2.4	_	_	V		
"L" level output voltage	V _{OL1}	Output pins other than P05, P06, P62, P63	IoL = 4.0 mA	_	_	0.4	V		
	V _{OL2}	P05, P06, P62, P63	I _{OL} = 12.0 mA	_	_	0.4	V		

(Vcc = 3.3 V, Vss = 0.0 V, $T_A = -20$ °C to +70 °C)

				(700 –	Value	33 – 0.0 V		-20 °C to +70 °C
Parameter	Symbol	Pin name	Condition	Min	Тур	Max	Unit	Remarks
Input leak current (Hi-Z output leak current)	lu	Other than ports P64, P65	0.0 V < V1 < Vcc	- 5	_	+ 5	μА	When pull-up resistance is disabled
Open-drain output leak current	ILIOD	P64, P65	0.0 V < Vı < Vss + 5.5 V		_	+ 5	μА	
Pull-up resistance	RPULL	P00 to P07, PG1, PG2	Vı = 0.0 V	25	50	100	kΩ	When pull-up resistance is enabled
Input capacitance	Cin	Other than Vcc, Vss	f = 1 MHz		5	15	pF	
			Fсн = 20 МНz,		6	9	mA	
	Icc		F _{MP} = 10 MHz Main clock mode (divided by 2)	_	8	12	mA	At A/D conversion
	Iccs		$F_{CH} = 20 \text{ MHz},$ $F_{MP} = 10 \text{ MHz}$ Main sleep mode (divided by 2)	_	3	5	mA	
	Iccl	Vcc (External clock operation)	Fcl = 32 kHz, FMPL = 16 kHz Sub clock mode (divided by 2) TA = +25 °C	_	30	70	μΑ	
Power supply current*2	Iccls		Fcl = 32 kHz, FMPL = 16 kHz Sub sleep mode (divided by 2) TA = +25 °C	_	5	40	μΑ	
Ісст	Ісст		FcL = 32 kHz, Watch mode Main stop mode T _A = +25 °C	_	3	18	μΑ	
	Іссмск	Voc	F _{CRH} = 1 MHz, F _{MP} = 1 MHz Main CR clock mode	_	2	_	mA	
	Iccscr	Vcc	Sub CR clock mode (divided by 2) T _A = +25 °C	_	80	300	μА	

(Continued)

 $(Vcc = 3.3 \text{ V}, Vss = 0.0 \text{ V}, T_A = -20 ^{\circ}\text{C to } +70 ^{\circ}\text{C})$

Parameter	Symbol	Pin name	Condition		Value		Unit	Remarks
rarameter	Syllibol	Fili lialile	Condition	Min	Тур	Max	Oilit	Remarks
lec	Ісстѕ	Vcc (External clock	F _{CH} = 10 MHz, Timebase timer mode T _A = +25 °C		1	3	mA	
	Icch operation	operation)	Sub stop mode T _A = +25 °C	_	1	10	μА	
Power supply current*2	Іскн		Current consumption of internal main CR oscillator	_	0.2	0.3	mA	
	Icrl	Vcc	At oscillating 100 kHz current consumption of internal sub CR oscillator	_	20	72	μА	

^{*1 :} P04, P64, P65 can switch the input level to either the "CMOS input level" or "hysteresis input level". The switching of the input level can be set by the input level selection register (ILSR) .

- Refer to "4. AC Characteristics (1) Clock Timing" for Fch and Fcl.
- Refer to "4. AC Characteristics (2) Source Clock/Machine Clock" for FMP and FMPL.


^{*2: •} The power-supply current is determined by the external clock. when Internal CR are selected, the power-supply current will be a value of adding current consumption of internal CR oscillator (Icrl) to the specified value.

4. AC Characteristics

(1) Clock Timing

(Vcc = 3.3 V, Vss = 0.0 V, $T_A = -20~^{\circ}C$ to +70 $^{\circ}C$)

Doromotor	Sym-	Pin name	Condi-		Value		11:4:4	Remarks	
Parameter	bol	Pin name	tion	Min	Тур	Max	Unit	Remarks	
		X0, X1		1	_	10	MHz	When the main oscillation circuit is used	
	Fсн	X0, X1, HCLK1, HCLK2		1		20	MHz	When the main external clock is used	
Clock frequency	Fcrн	_		0.95	1	1.05	MHz	When the main internal CR clock is used $(3.0 \text{ V} \le \text{Vcc} \le 3.6 \text{ V}, + 5 \text{ °C} \le \text{Ta} \le + 35 \text{ °C})$	
	FcL	X0A, X1A			32.768		MHz	When the sub oscillation circuit is used	
	T CL	ΛυΑ, Χ ΤΑ			32.768		kHz	When the sub external clock is used	
	Fcrl	_		50	100	200	kHz	When the sub internal CR clock is used	
		X0, X1	_	100	_	1000	ns	When the main oscillation circuit is used	
Clock cycle time	t HCYL	X0, X1, HCLK1, HCLK2		50		1000	ns	When the main external clock is used	
	tLCYL	X0A, X1A			30.5	_	μs	When using sub clock	
	twH1	X0,		00				\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	
Input clock pulse	t WL1	HCLK1, HCLK2		20	_		ns	When the external clock is used, the duty ratio	
width	t wH2	VOA			45.0			should range between 40% and 60%	
	t WL2	X0A		_	15.2	_	μs	40 /0 and 00 /0	
Input clock rise	t cr	X0, X0A,				F		When the external clock	
time and fall time	t CF	HCLK1, HCLK2		_	_	5	ns	is used	
Internal CR	t CRHWK	_				10	μs	When the main-internal CR clock is used	
oscillation start time	tcrlwk	_			_	10	μs	When the sub-internal CR clock is used	



When using a crystal or Ceramic oscillator

When using external clock

When using external clock

Topen


Figure of main clock input port external connection

When using external clock

Topen

Figure of main clock input port external connection

When using external clock



(2) Source Clock/Machine Clock

(Vcc = 3.3 V, Vss = 0.0 V, $T_A = -20$ °C to +70 °C)


		Pin		Value		Ì	- 3.3 V, VSS - 0.0 V, IA20 C to +70 C
Parameter	Symbol	name	Min	Тур	Max	Unit	Remarks
			100	_	2000	ns	When using main external clock Min: FcH = 20 MHz, divided by 2 Max: FcH = 1 MHz, divided by 2
Source clock cycle time*1 (Clock before	t sclk	_	—	1	_	μs	When using main CR oscillation clock FCRH = 1 MHz
division)				61		μs	When using sub oscillation clock $F_{CL} = 32.768 \text{ kHz}$, divided by 2
				20	_	μs	When using sub oscillation clock FCRL = 100 kHz, divided by 2
	F _{SP}		0.5		10	MHz	When using main oscillation clock
Source clock	1 54			1		MHz	When using main CR oscillation clock
frequency	Fspl			16.384		kHz	When using sub oscillation clock
	I SPL			50		kHz	When using sub CR clock
			100	_	32000	ns	When using main oscillation clock Min: F _{SP} = 10 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16
Machine clock cycle time*2 (Minimum	tmclk	к —	1	_	16	μs	When using main CR clock Min: F _{SP} = 1 MHz, no division Max: F _{SP} = 1 MHz, divided by 16
instruction execution time)			61	_	976.5	μs	When using sub oscillation clock Min: FSPL = 16.384 kHz, no division Max: FSPL = 16.384 kHz, divided by 16
			20	_	320	μs	When using sub CR clock Min: FSPL = 50 kHz, no division Max: FSPL = 50 kHz, divided by 16
	F _{MP}		0.031	_	10	MHz	When using main oscillation clock
Machine clock	ГМР		0.0625	_	1	MHz	When using main CR clock
frequency	FMPL	_	1.024	_	16.384	kHz	When using sub oscillation clock
	I MPL		3.125	_	50	kHz	When using sub CR clock
			300	_	96000	ns	When using main oscillation clock Min: F _{SP} = 10 MHz, divided by 3 Max: F _{SP} = 0.5 MHz, divided by 48
FRAM clock cycle time*3 (Minimum	traux		3	_	48	μs	When using main CR clock Min: Fsp=1 MHz, divided by 3 Max: Fsp=1 MHz, divided by 48
instruction execution time)	t fclk		183		2929.7	μs	When using sub oscillation clock Min: F _{SPL} = 16.384 kHz, divided by 3 Max: F _{SPL} = 16.384 kHz, divided by 48
			60	_	960	μs	When using sub CR clock Min: F _{SPL} = 50 kHz, divided by 3 Max: F _{SPL} = 50 kHz, divided by 48




10		
$(C: \cap$	ntinı	മവ
100	,,,,,,,	10U)

Parameter Symbol	Pin	Value			Unit	Remarks		
Parameter Symbo		name	Min	Тур	Max	Oilit	ivelliai ko	
	Feclk		0.010	_	3.3	MHz	When using main oscillation clock	
FRAM clock	FFCLK		0.0208	_	0.3333	MHz	When using main CR clock	
frequency	FFCLKL	_	0.341	_	5.461	kHz	When using sub oscillation clock	
	FFCLKL		1.042	_	16.667	kHz	When using sub CR clock	

- *1: Clock before setting division due to machine clock division ratio selection bit (SYCC: DIV1 and DIV0). This source clock is divided by the machine clock division ratio selection bit (SYCC: DIV1 and DIV0), and it becomes the machine clock. Further, the source clock can be selected as follows.
 - Main clock divided by 2
 - Main CR clock
 - Sub clock divided by 2
 - Sub CR clock divided by 2
- *2: Operation clock of the microcontroller. Machine clock can be selected as follows.
 - Source clock (no division)
 - Source clock divided by 4
 - Source clock divided by 8
 - Source clock divided by 16
- *3: The clock in case of operating code on FRAM, or Read/Write access to FRAM. Its value is machine clock divided by 3.






(3) External Reset

 $(Vcc = 3.3 \text{ V}, Vss = 0.0 \text{ V}, T_A = -20 ^{\circ}\text{C to } +70 ^{\circ}\text{C})$

Parameter Symb	Symbol	Value		Unit	Remarks	
Farameter	Syllibol	Min	Max	Onit	Kemarks	
		2 t мcLк*1	_	ns	At normal operating	
RST "L" level pulse width	t rstl	Oscillation time of oscillator*2 + 100	_	μs	At stop mode, sub clock mode, sub sleep mode, and watch mode	
		100 —		μs	At time-base timer mode	

^{*1 :} Refer to "(2) Source Clock/Machine Clock" for tmclk.


^{*2 :} Oscillation time of oscillator is the time that the amplitude reaches 90%. In the crystal oscillator, the oscillation time is between several ms and tens of ms. In ceramic oscillators, the oscillation time is between hundreds of µs and several ms. In the external clock, the oscillation time is 0 ms.




(4) Power-on Reset

 $(Vss = 0.0 V, T_A = -20 \, ^{\circ}C to +70 \, ^{\circ}C)$

Parameter	Symbol	Conditions -	Val	lue	Unit	Remarks	
Faranietei	Syllibol	Conditions	Min	Max	Onne	Remarks	
Power supply rising time	t R		_	50	ms		
Power supply cutoff time	toff	_	1	_	ms	Waiting time until power-on	



Note: Sudden change of power supply voltage may activate the power-on reset function. When changing power supply voltages during operation, set the slope of rising within 30 mV/ms as shown below.




(5) Peripheral Input Timing

 $(Vcc = 3.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -20 \text{ }^{\circ}\text{C to } +70 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Va	Unit	
	Syllibol	Fili liallie	Min	Max	Oille
Peripheral input "H" pulse	t ılıH	INT02 to INT07,	2 t mcLk*	_	ns
Peripheral input "L" pulse	t ıнıL	EC0, EC1	2 tmclk*		ns

^{*:} Refer to "(2) Source Clock/Machine Clock" for tmclk.




(6) UART/SIO, Serial I/O Timing

 $(Vcc = 3.3 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -20 \text{ }^{\circ}\text{C to } +70 \text{ }^{\circ}\text{C})$

Parameter	Symbol	Pin name	Conditions	Va	Unit	
raiailletei	Symbol	riii iiaiiie	Conditions	Min	Max	Oilit
Serial clock cycle time	tscyc	UCK		4 tmclk*	_	ns
$UCK \downarrow \to UO$ time	t sLOV	UCK, UO	Internal clock operation output pin :	-190	+190	ns
Valid UI → UCK ↑	t ıvsh	UCK,UI	$C_L = 80 \text{ pF} + 1 \text{ TTL}.$	2 tmclk*	_	ns
UCK ↑→ valid UI hold time	t shix	UCK, UI]	2 tmclk*	_	ns
Serial clock "H" pulse width	t shsl	UCK		4 tmclk*	_	ns
Serial clock "L" pulse width	t slsh	UCK	External clock	4 tmclk*	_	ns
$UCK \downarrow \to UO$ time	tsLov	UCK, UO	operation output pin :	0	190	ns
Valid UI → UCK ↑	t ıvsh	UCK, UI	C _L = 80 pF + 1 TTL.	2 tmclk*	_	ns
UCK ↑→ valid UI hold time	t shix	UCK, UI		2 tmclk*	_	ns

^{*:} Refer to " (2) Source Clock/Machine Clock" for details on tmclk.




(7) I²C Timing

 $(Vcc = 3.3 \text{ V}, Vss = 0.0 \text{ V}, T_A = -20 ^{\circ}\text{C to } +70 ^{\circ}\text{C})$

	Symbol	Pin name	Conditions	Value				
Parameter				Standard- mode		Fast-mode		Unit
				Min	Max	Min	Max	
SCL clock frequency	tscyc	SCL		0	100	0	400	kHz
(Repeat) Start condition hold time SDA $\downarrow \to$ SCL \downarrow	t hd;sta	SCL SDA		4.0	_	0.6	_	μs
SCL clock "L" width	t LOW	SCL		4.7	_	1.3	_	μs
SCL clock "H" width	t HIGH	SCL		4.0	_	0.6	_	μs
(Repeat) Start condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t su;sta	SCL SDA	$R = 1.7 \text{ k}\Omega$	4.7	_	0.6	_	μs
Data hold time SCL \downarrow \rightarrow SDA \downarrow \uparrow	t hd;dat	SCL SDA	$C = 50 \text{ pF}^{*1}$	0	3.45*2	0	0.9*3	μs
Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow	t su;dat	SCL SDA		0.25	_	0.1	_	μs
Stop condition setup time SCL $\uparrow \rightarrow$ SDA \downarrow	t su;sто	SCL SDA		4.0		0.6		μs
Bus free time between stop condition and start condition	t BUF	SCL SDA		4.7	_	1.3		μs

- *1: R, C: Pull-up resistance and load capacitance of the SCL and SDA lines.
- *2: The maximum value of thd; DAT is applicable only if the device does not extend the "L" width (tLow) of the SCL signal.
- *3 : A fast-mode I²C-bus device can be used in a standard-mode I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met.



(Vcc = 3.3 V, Vss = 0.0 V, $T_A = -20~^{\circ}C$ to +70 $^{\circ}C$)

_		Pin	Condi-	$(\text{VCC} = 3.3 \text{ V}, \text{ VSS} = 0.$ $Value^{2}$				
Parameter	Symbol	name	tions	Min Max		Unit	Remarks	
SCL clock "L" width	t LOW	SCL		(2+nm/2) t _{MCLK} - 20	_	ns	Master mode	
SCL clock "H" width	tніgн	SCL		(nm / 2) tмсLк — 20	(nm / 2) tмсLк + 20	ns	Master mode	
Start condition hold time	t HD;STA	SCL SDA		(-1 + nm / 2) tмсLк - 20	(-1 + nm / 2) tмсLк + 20	ns	Master mode maximum value is applied when m, n = 1, 8. Otherwise, the min- imum value is ap- plid.	
Stop condition setup time	t su;sто	SCL SDA		(1 + nm / 2) tmclk - 20	(1 + nm / 2) t _{MCLK} + 20	ns	Master mode	
Start condition setup time	t su;sta	SCL SDA	-	(1 + nm / 2) t _{MCLK} - 20	(1 + nm / 2) tmclk + 20	ns	Master mode	
Bus free time between stop condition and start condition	tвиғ	SCL SDA		(2 nm + 4) tmcLk - 20	_	ns		
Data hold time	t hd;dat	SCL SDA		3 tмськ — 20	_	ns	Master mode	
Data setup time	tsu;dat	SCL SDA	R = 1.7 kΩ, C = 50 pF*1	(-2 + nm / 2) tмсLк - 20	(-1 + nm / 2) tмськ + 20	ns	Master mode When assuming that "L" of SCL is not extended, the minimum value is applied to first bit of continuous data. Otherwise, the maximum value is applied.	
Setup time between cleaning interrupt and SCL rising	tsu;ınt	SCL		(nm / 2) tмсLк — 20	(1 + nm / 2) tmclk + 20	ns	Minimum value is applied to interrupt at 9th SCL↓. Maximum value is applied to interrupt at 8th SCL↓.	
SCL clock "L" width	t LOW	SCL		4 tmclk - 20	_	ns	At reception	
SCL clock "H" width	tніgн	SCL		4 tmclk - 20	_	ns	At reception	
Start condition detection	t hd;sta	SCL SDA		4 tmclk - 20	_	ns	Undetected when 1 tmclk is used at reception	

 $(Vcc = 3.3 \text{ V}, \text{Vss} = 0.0 \text{ V}, \text{T}_A = -20 \,^{\circ}\text{C to} +70 \,^{\circ}\text{C})$

Parameter	Symbol	Pin	Condi-	Value*2		Unit	Remarks
Farameter	Syllibol	name tions		Min	Max	Oilit	Kemarks
Stop condition detection	t su;sто	SCL SDA		4 tмськ — 20	_	ns	Undetected when 1 t _M - c _L κ is used at reception
Restart condition detection condition	t su;sta	SCL SDA		2 tмськ — 20	_	ns	Undetected when 1 tm- clk is used at reception
Bus free time	t BUF	SCL SDA		2 tмськ — 20	_	ns	During reception
Data hold time	t hd;dat	SCL SDA		2 tмськ — 20		ns	In slave transmission mode
Data setup time	t su;dat	SCL SDA	$R = 1.7 \text{ k}\Omega,$ $C = 50 \text{ pF}^{*1}$	tLow - 3 tmcLK - 20	_	ns	In slave transmission mode
Data hold time	t hd;dat	SCL SDA		0		ns	During reception
Data setup time	t su;dat	SCL SDA		tмсLк — 20		ns	During reception
SDA $\downarrow \rightarrow$ SCL \uparrow (when using wakeup function)	t wakeup	SCL SDA		Oscillation stabilization wait time + 2 tmclk - 20	_	ns	

- *1: R, C: Pull-up resistance and load capacitance of the SCL and SDA lines.
- *2: Refer to "(2) Source Clock/Machine Clock" for details on tmclk.
 - m is the CS4 and CS3 bits (bit 4 and bit 3) of the I²C clock control register (ICCR0).
 - n is the CS2 to CS0 bits (bit 2 to bit0) of the I2C clock control register (ICCR0).
 - The actual I²C timing is determined by the machine (tmclk) and the values of m and n configured in bits CS4 to CS0 of the I²C clock control register (ICCR0).
 - Standard-mode :

m and n can be set in the range : 0.9 MHz < tmcLk (machine clock) < 10 MHz.

The machine clock to be used is determined by the settings of m and n as follows.

• Fast-mode :

m and n can be set in the range : 3.3 MHz < tmcLk (machine clock) < 10 MHz.


The machine clock to be used is determined by the settings of m and n as follows.

```
\begin{array}{lll} (m,\,n) \,=\, (1,\,8) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 4 \; \text{MHz} \\ (m,\,n) \,=\, (1,\,22) \;,\; (5,\,4) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 8 \; \text{MHz} \\ (m,\,n) \,=\, (6,\,4) & : \, 3.3 \; \text{MHz} < t_{\text{MCLK}} \le 10 \; \text{MHz} \end{array}
```

(8) Low Voltage Detection

(Vss = 0.0 V, $T_A = -20 \, ^{\circ}\text{C} \text{ to } +70 \, ^{\circ}\text{C}$)

Parameter		Symbol	Value		Unit	Domarko	
		Symbol	Min	Тур	Max	Unit	Remarks
	Release voltage	V1 _{DL+}	2.7	2.8	2.9	V	At power-supply rise
Low voltage detection reset	Detection voltage	V1 _{DL}	2.6	2.7	2.8	V	At power-supply fall
	Hysteresis width	V1 _{HYS}	70	100	_	mV	
	Release voltage	V2 _{DL+}	2.8	2.9	3.0	V	At power-supply rise
FRAM power supply monitor	Detection voltage	V2 _{DL}	2.7	2.8	2.9	V	At power-supply fall
Supply mornion	Hysteresis width	V2 _{HYS}	70	100	_	mV	
Power-supply star	t voltage	Voff	_	_	2.2	V	
Power-supply end	voltage	Von	3.3	_	_	V	
Power-supply volta	Power-supply voltage		0.3	_	_	μs	Slope of power supply that reset release signal generates
change time (at power supply rise)		t r	_	200		μs	Slope of power supply that reset release signal generates within rating (V1 _{DL+} , V2 _{DL+})
Power-supply voltage change time (at power supply fall)			0.3	_	_	μs	Slope of power supply that reset detection signal generates
		t _f		200		μs	Slope of power supply that reset detection signal generates within rating (V1 _{DL-} , V2 _{DL-})
Reset release delay time		t d1		_	300	μs	
Reset detection delay time		t d2	_		20	μs	



5. A/D Converter

(1) A/D Converter Electrical Characteristics


 $(Vcc = 2.7 \text{ V to } 3.6 \text{ V}, \text{ Vss} = 0.0 \text{ V}, \text{ T}_A = -20 \, ^{\circ}\text{C} \text{ to } +70 \, ^{\circ}\text{C})$

Doromotor	Cumbal	Value				Downsels
Parameter	Symbol	Min	Тур	Max	Unit	Remarks
Resolution		_	_	10	bit	
Total error		-3.0		+3.0	LSB	
Linearity error		-2.5		+2.5	LSB	
Differential linear error		-1.9	_	+1.9	LSB	
Zero transition voltage	Vот	Vss – 1.5 LSB	Vss + 0.5 LSB	Vss + 2.5 LSB	V	
Full-scale transition voltage	VFST	Vcc – 3.5 LSB	Vcc – 1.5 LSB	Vcc + 0.5 LSB	V	
Compare time	_	0.6		140	μs	
Sampling time	_	0.4	_	∞	μs	$3.0 \text{ V} \le \text{ Vcc} \le 3.6 \text{ V}$ At external impedance $< 1.8 \text{ k}\Omega$
Analog input current	Iain	-0.3	_	+0.3	μΑ	
Analog input voltage	Vain	Vss	_	Vcc	V	


(2) Notes on Using A/D Converter


. About the external impedance of analog input and its sampling time

A/D converter with sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the internal sample and hold capacitor is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, consider the relationship between the external impedance and minimum sampling time and either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. Also, if the sampling time cannot be sufficient, connect a capacitor of about 0.1 µF to the analog input pin.









About errors

|Vcc - Vss| becomes smaller, values of relative errors grow larger.

(3) Definition of A/D Converter Terms

Resolution

The level of analog variation that can be distinguished by the A/D converter.

When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

• Linearity error (unit : LSB)


The deviation between the value along a straight line connecting the zero transition point ("00 0000 0000" \longleftrightarrow "00 0000 0001") of a device and the full-scale transition point ("11 1111 1111" \leftarrow "11 1111 1110") compared with the actual conversion values obtained.


• Differential linear error (Unit : LSB)

Deviation of input voltage, which is required for changing output code by 1 LSB, from an ideal value.

• Total error (unit : LSB)

Difference between actual and theoretical values, caused by a zero transition error, full-scale transition error, linearity error, quantum error, and noise.





$$\frac{\text{Linearity error in}}{\text{digital output N}} = \frac{V_{\text{NT}} - \{1 \text{ LSB} \times \text{N} + V_{\text{OT}}\}}{1 \text{ LSB}}$$

Differential linear error In digital output N =
$$\frac{V(N+1)T - V_{NT}}{1 LSB}$$
 - 1

N : A/D converter digital output value

V_{NT}: A voltage at which digital output transits from (N - 1) to N.


Vor (Ideal value) = Vss + 0.5 LSB [V]VFST (Ideal value) = Vcc - 2.0 LSB [V]


6. FRAM Characteristics

Parameter		Value	Unit	Remarks	
r ai ailletei	Min	Тур	Max	Oill	Nemarks
Number of read/write cycle	10 ¹⁰	10 ¹¹		cycle	

■ EXAMPLE CHARACTERISTICS


· Power supply current and temperature





Іссн – Vсс $T_A = +25 \, ^{\circ}C$, $F_{MPL} = (stop)$

Sub stop mode, at external clock stopping




 $I_{\text{CCMCR}} - V_{\text{CC}}$

 $T_A = +25$ °C, $F_{MP} = 1$ MHz (No divided)

Icch - Ta


 $V_{CC} = 3.6 \text{ V}, F_{MPL} = (stop)$ Sub stop mode, at external clock stopping




 $I_{\mathsf{CCMCR}} - T_{\mathsf{A}}$

 $V_{CC} = 3.6 \text{ V}, F_{MP} = 1 \text{ MHz (No divided)}$

Main clock mode, at internal main CR clock operating Main clock mode, at internal main CR clock operating



Iccscr - Vcc





Vcc [V]


1.5 ICCMCR [mA] 1 0.5 0 -40 +40 +80 TA [°C]


ICCSCR - TA

 $V_{CC} = 3.6 \text{ V}$, $F_{MPL} = 50 \text{ kHz}$ (divided by 2)










■ ORDERING INFORMATION

Part number	Package	Remarks
MB95R203P-G-SH-JNE2	24-pin plastic SDIP (DIP-24P-M07)	
MB95R203PF-G-JNE2	20-pin plastic SOP (FPT-20P-M09)	


■ PACKAGE DIMENSIONS


24-pin plastic DIP	Lead pitch	1.778 mm
	Package width × package length	6.40 mm × 22.86 mm
	Sealing method	Plastic mold
	Mounting height	4.80 mm Max
(DIP-24P-M07)		



Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

(Continued)






Please confirm the latest Package dimension by following URL. http://edevice.fujitsu.com/package/en-search/

■ MAIN CHANGES IN THIS EDITION

Page	Section	Change Results
_	_	Preliminary Data Sheet → Data Sheet
4	■ PRODUCT OVERVIEW	Corrected number of read/write cycles for FRAM. 10¹¹ times → (Min)10¹⁰ times (Typ)10¹¹ times
9	■ I/O CIRCUIT TYPE	Corrected the remarks of Type G. CMOS input → CMOS output
12	■ NOTES ON DEBUG	Corrected the address. F555 _H → F554 _H
15	■ I/O MAP	Corrected the register abbreviation and the register name for address 000B _H . WTCR → WPCR Watch timer control register → Watch prescaler control register
17		Changed the register name for address 0F89н, 0F8Ан, and 0F8Вн to (disabled).
24	■ ELECTRICAL CHARACTERISTICS 3. DC Characteristics	Added "TA = $+25$ °C" to the condition for "Power supply current (Iccls)".
32	AC Characteristics (4) Power-on Reset	Corrected the voltage for "Hold Condition in stop mode". 2.3 V $ ightarrow$ 2.6 V
45 to 50	■ EXAMPLE CHARACTERISTICS	Added the section.

The vertical lines marked in the left side of the page show the changes.



FUJITSU MICROELECTRONICS LIMITED

Shinjuku Dai-Ichi Seimei Bldg., 7-1, Nishishinjuku 2-chome, Shinjuku-ku, Tokyo 163-0722, Japan

Tel: +81-3-5322-3329 http://jp.fujitsu.com/fml/en/

For further information please contact:

North and South America

FUJITSU MICROELECTRONICS AMERICA, INC. 1250 E. Arques Avenue, M/S 333
Sunnyvale, CA 94085-5401, U.S.A.
Tel: +1-408-737-5600 Fax: +1-408-737-5999
http://www.fma.fujitsu.com/

Europe

FUJITSU MICROELECTRONICS EUROPE GmbH Pittlerstrasse 47, 63225 Langen, Germany Tel: +49-6103-690-0 Fax: +49-6103-690-122 http://emea.fujitsu.com/microelectronics/

Korea

FUJITSU MICROELECTRONICS KOREA LTD. 206 Kosmo Tower Building, 1002 Daechi-Dong, Gangnam-Gu, Seoul 135-280, Republic of Korea Tel: +82-2-3484-7100 Fax: +82-2-3484-7111 http://kr.fujitsu.com/fmk/

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LTD. 151 Lorong Chuan, #05-08 New Tech Park 556741 Singapore Tel: +65-6281-0770 Fax: +65-6281-0220 http://www.fmal.fujitsu.com/

FUJITSU MICROELECTRONICS SHANGHAI CO., LTD. Rm. 3102, Bund Center, No.222 Yan An Road (E), Shanghai 200002, China Tel: +86-21-6146-3688 Fax: +86-21-6335-1605

http://cn.fujitsu.com/fmc/

FUJITSU MICROELECTRONICS PACIFIC ASIA LTD. 10/F., World Commerce Centre, 11 Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: +852-2377-0226 Fax: +852-2376-3269

http://cn.fujitsu.com/fmc/en/

Specifications are subject to change without notice. For further information please contact each office.

All Rights Reserved.

The contents of this document are subject to change without notice.

Customers are advised to consult with sales representatives before ordering.

The information, such as descriptions of function and application circuit examples, in this document are presented solely for the purpose of reference to show examples of operations and uses of FUJITSU MICROELECTRONICS device; FUJITSU MICROELECTRONICS does not warrant proper operation of the device with respect to use based on such information. When you develop equipment incorporating the device based on such information, you must assume any responsibility arising out of such use of the information.

FUJITSU MICROELECTRONICS assumes no liability for any damages whatsoever arising out of the use of the information.

Any information in this document, including descriptions of function and schematic diagrams, shall not be construed as license of the use or exercise of any intellectual property right, such as patent right or copyright, or any other right of FUJITSU MICROELECTRONICS or any third party or does FUJITSU MICROELECTRONICS warrant non-infringement of any third-party's intellectual property right or other right by using such information. FUJITSU MICROELECTRONICS assumes no liability for any infringement of the intellectual property rights or other rights of third parties which would result from the use of information contained herein.

The products described in this document are designed, developed and manufactured as contemplated for general use, including without limitation, ordinary industrial use, general office use, personal use, and household use, but are not designed, developed and manufactured as contemplated (1) for use accompanying fatal risks or dangers that, unless extremely high safety is secured, could have a serious effect to the public, and could lead directly to death, personal injury, severe physical damage or other loss (i.e., nuclear reaction control in nuclear facility, aircraft flight control, air traffic control, mass transport control, medical life support system, missile launch control in weapon system), or (2) for use requiring extremely high reliability (i.e., submersible repeater and artificial satellite).

Please note that FUJITSU MICROELECTRONICS will not be liable against you and/or any third party for any claims or damages arising in connection with above-mentioned uses of the products.

Any semiconductor devices have an inherent chance of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

Exportation/release of any products described in this document may require necessary procedures in accordance with the regulations of the Foreign Exchange and Foreign Trade Control Law of Japan and/or US export control laws.

The company names and brand names herein are the trademarks or registered trademarks of their respective owners.

Edited: Sales Promotion Department