
# Ch5: Caching Memory





# Separate definitions for Interface and Memory

- Abstract away memInt details (e.g. handshake)
- Send and Receive single step operations
- CONSTANT Send( $\_\_\_\_\_$ )
  ASSUME  $\forall$  p,d, miOld, miNew: Send(p,d, miOld, miNew)  $\in$  BOOLEAN Operations change memInt in some unspecified way

- Constant Parameters: Proc, Adr, Val
- Values sent over interface


 $Mreq == [op:{"Rd"}, adr:Adr] U [op:{"Wr"}, adr:Adr, val:Val]$ NoVal == CHOOSE  $v : v \notin Val$ 

### Memory Interface

MODULE MemoryInterface -VARIABLE memint
CONSTANTS Send(\_\_\_\_\_),
Reply(\_\_\_\_\_),
InitMemint,
Proc, Adr, Val ASSUME \A p, d, miOld, miNew :
 \text{\ Send(p,d,miOld,miNew) \in BOOLEAN \} \text{\ Reply(p,d,miOld,miNew) \in BOOLEAN \}

NoVal == CHOOSE v : v \notin Val

# Linearizable Memory



- Each processor may make one request at a time
- Memory access occurs any time between a request and the response.

#### Variables:

- mem[adr] = val
- buf[p] holds request or response record [op |-> "WR", adr |-> a, val |-> v]
- ctl[p]

"rdy" memory sets when it can accept request
"busy" processor sets when buffer has request
"done" memory has changed mem[a] = v
"rdy" memory sets when sends response

initialize Req(p) Do(p)

Rsp(p)

 Ilnit == // mem E [Adr->Val]
 // ctl = [p E Proc |-> "rdy"]
 // buf = [p E Proc |-> NoVal]
 // memInt E InitMemInt
TypeInvariant ==
 // mem E [Adr->Val]

\( \text{ctl } \in \text{[Proc -> \{"rdy", "busy", "done"\}]} \) \( \text{ buf } \in \text{[Proc -> MReq } \text{U } \text{ Val } \text{U } \text{(NoVal\}]} \) \( \text{Req(p)} == \int \text{ctl[p]} = \"rdy" \) \( \text{A req } \in \text{ MReq } :



```
Do(p) ==
        \ \tau \text{ctl[p]} = "busy"
        \ \tau \text{ctl[p]} = "busy"
        \ \tau \text{mem} = IF \text{ buf[p].op} = "Wr"
        THEN \text{ [mem EXCEPT ![buf[p].adr]} = \text{buf[p].val]}
        \tau \text{buf'} = [buf \text{ EXCEPT ![p]} = IF \text{buf[p].op} = "Wr"
        \ \tau \text{buf'} = [LSE \text{mem[buf[p].adr]}]
        \tau \text{ctl'} = [ctl \text{ EXCEPT ![p]} = "done"]
    \tau \text{UNCHANGED memint}
```

Rsp(p) == /\ ctl[p] = "done"
 /\ Reply(p, buf[p], memInt, memInt')
 /\ ctl' = [ctl EXCEPT ![p]= "rdy"]
 /\ UNCHANGED <<mem, buf>>

 $Next == 3 p \in Proc: Req(p) \bigvee Do(p) \bigvee Rsp(p)$ 

 $|Spec == |Init \land [][|Next]_{cmemInt, mem, ctl, buf}$ 

THEOREM ISpec => []TypeInvariant

EXTENDS MemoryInterface
Inner(mem, ctl, buf) == INSTANCE InternalMemory

Spec == 3 mem, ctl, buf : Inner(mem, ctl, buf)!!Spec

# Recursive Function Definitions

- fact[n] = IF n=0 THEN 1 ELSE n\*fact[n-1]
- In TLA+

 $fact == [n \mid in Nat \mid -> |F n=0 THEN 1 ELSE n^* fact[n-1]]$  $fact [n \mid in Nat] == IF n=0 THEN 1 ELSE n* fact[n-1]$ 

#### Write-Through Cache Cache[p] buf[p] Cache[p] [d]Jnq Ctl[p]

- Write request
- Processor action
- Put request into memQ Write to cache[p]
  - memQ action
- store head of queue into wmem
  - Read request
- If cache hit, return value in cache

Processor action

- if cache miss
- Add request to memQ
   Set ctl[p] to new waiting state
  - memQ action
- Read last write to the address in memQ or wmem

## Write-Through Cache

#### Eviction: Evict(p)

- Normally, when cache full, but doesn't affect algorithm correctness, just performance
- Allow anytime, except when just put in cache

# Representing the cache and queue

memQ: sequence of pairs: <p, req>

Cache[p][a]: copy in cache p for address a or NoVal

#### Operations

MemQWr Req(p) MemQRd Rsp(p)

vmem RdMiss(p)

DoRd(p)

DoWr(p)

Evict(p,a)

-- MODULE WriteThroughCache

 $\geq$   $\boxtimes$   $\square$   $\geq$ 

```
M == INSTANCE InternalMemory WITH mem <-wmem
                                                                                                                                                                                                                                                                \land cache = [p \in Proc |-> [a \in Adr |-> NoVal]]
EXTENDS Naturals, Sequences, MemoryInterface
                                VARIABLES wmem, ctl, buf, cache, memQ
CONSTANT QLen
                                                                                                              ASSUME (QLen € Nat) /\ (QLen > 0)
                                                                                                                                                                                                                             Init == ∧ M!IInit
```

€ [Adr -> Val]
€ [Proc -> {"rdy", "busy", "waiting", "done"}]
€ [Proc -> MReq U Val U {NoVal}] E [Proc -> [Adr -> Val U {NoVal}]] <>>> √ memQ = << >> FypeInvariant ==  $\wedge$  wmem  $\bigwedge$  ctl  $\bigwedge$  buf  $\bigwedge$  cache

If two caches include a valid entry for the same address, the value must be the same (NoVal ∉ {cache[p][a], cache[q][a]}) => (cache[p][a]=cache[q][a]) Coherence == V p, q E Proc, a E Adr:

E Seq(Proc X MReq)

**∧** memQ

Req(p) == M!Req(p) /\ UNCHANGED <<cache, memQ>> Rsp(p) == M!Rsp(p) /\ UNCHANGED <<cache, memQ>>

```
Bottom of spec
```


```
    \ UNCHANGED << memInt, wmem, buf, ctl, memQ>>

                                                                                                                                                                                                                                                                                                                                                                                  Init /\ [][Next]_<<memInt, wmem, buf, ctl, cache, memQ>>
                         \land cache' = [cache EXCEPT ![p][a] = NoVal]
Evict(p,a) == /\ (ctl[p] = "waiting") => (buf[p].adr # a)
                                                                                                                                                                                                                                                                                                                                                                                                                                                  THEOREM Spec => [](TypeInvariant /\ Coherence)
                                                                                                                                                                                          \bigvee RdMiss(p) \bigvee DoRd(p) \bigvee DoWr(p)
                                                                                                                                                                                                                    \bigvee \exists \ a \in Adr : Evict(p, a)
                                                                                                                                                          \bigvee Req(p) \bigvee Rsp(p)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               THEOREM Spec => LM!Spec
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 LM == INSTANCE Memory
                                                                                                                          p E Proc:
                                                                                                                                                                                                                                                     V MemQWr
V MemQRd
                                                                                                                          ш
                                                                                                                            Next == \
```

```
\wedge UNCHANGED <<memInt, wmem, buf, cache>>
                                                                                                       \land memQ' = Append(memQ, <<p, buf[p]>>)
                                                                                                                                                                                                                                                                                                                                                                                                      ✓ UNCHANGED <<ment, wmem, cache, memQ>>
\bigwedge (ctl[p] = "busy") \bigwedge (buf[p].op = "Rd")
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               THEN [cache[q] EXCEPT ![r.adr] = r.val]
                                                                                                                                    \wedge ctl' = [ctl EXCEPT ![p] = "waiting"]
                                                                                                                                                                                                                                                                                                    ^ cache[p][buf[p].adr] # NoVal
^^ buf' = [buf EXCEPT ![p] = cache[p][buf[p].adr]]
^^ ctl' = [ctl EXCEPT ![p] = "done"]
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              IF (p=q) ∨ (cache[q][r.adr]#NoVal)
                          \cache[p][buf[p].adr] = NoVal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           \lambda memQ' = Append(memQ, <<p, r>>)
\lambda buf' = [buf EXCEPT ![p] = NoVal]
\lambda ct' = [ctl EXCEPT ![p] = "done"]
\lambda UNCHANGED <<memlnt, wmem>>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        IN \wedge (ctl[p] = "busy") \wedge (r.op = "Wr")

√ Len(memQ) < QLen
</p>
                                                                                                                                                                                                                                    \land ctl[p] \in {"busy","waiting"}
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              \Lambda Len(memQ) < QLen \Lambda cache' = [q \in Proc |->
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ELSE cache[q]
                                                                                                                                                                                                                                                                       \wedge buf[p].op = "Rd"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           LET r == buf[p]
      RdMiss(p) ==
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              DoWr(p) ==
                                                                                                                                                                                                         DoRd(p)
```

\_



```
_
                                                                          memQ E Seq(Proc X MReq)
                                                                                             THEN f[i-1]
ELSE [f[i-1] EXCEPT ![memQ[i][2].adr] =
                                                                                                                                     memQ[i][2].val]
                                                                         ELSE IF memQ[i][2].op = "Rd"
                                    LET f[i & 0 .. Len(memQ)] ==
                                                      IF i=0 THEN wmem
                                                                                                                                                         IN f[Len(memQ)]
                    vmem ==
```

MemQWr == LET r == Head(memQ)[2]

#### Skipping

- 5.7 Invariance
- 5.8 Proving Implementation
- Ch 6