

Example System Verilog Testbench

Chris Spear and G Tumbush: SystemVerilog for Verification (ECE 571 text) http://chris.spear.net/systemverilog

Test bench Example

- Layered
- Structured with abstraction/reuse/maintenance in mind
 - Constrained random stimulus
- Functional coverage





(<u>V</u>irtual <u>P</u>ath <u>I</u>ndicator lookup table)

UNI formatted cells NNI formatted Cells User Network Interface

