


# Ch5: Caching Memory



Separate definitions for Interface and Memory

## • Abstract away memInt details (e.g. handshake)

- Send and Receive single step operations
- Operations change memInt in some unspecified way

*CONSTANT* *Send*(*\_,\_,\_,\_*)

*ASSUME*  $\forall p, d, miOld, miNew: Send(p, d, miOld, miNew) \in BOOLEAN$

## • Constant Parameters: *Proc*, *Adr*, *Val*

## • Values sent over interface

*Mreq* == [*op*:{"Rd"}, *adr*:*Adr*] *U* [*op*:{"Wr"}, *adr*:*Adr*, *val*:*Val*]

*NoVal* == *CHOOSE* *v* : *v*  $\notin$  *Val*

## Memory Interface


```
----- MODULE MemoryInterface -----
VARIABLE memInt
CONSTANTS  Send(_ _ _ _),
            Reply(_ _ _ _),
            InitMemInt,
            Proc,
            Adr,
            Val
```

```
ASSUME  $\forall p, d, miOld, miNew :$ 
 $\wedge Send(p, d, miOld, miNew) \wedge in BOOLEAN$ 
 $\wedge Reply(p, d, miOld, miNew) \wedge in BOOLEAN$ 
```

```
MReq == [ op : {"Rd"}, adr: Adr
          \cup [ op : {"Wr"}, adr: Adr, val : Val ] ]
```

```
NoVal == CHOOSE v : v \notin Val
=====
```


# Linearizable Memory



- Each processor may make one request at a time
- Memory access occurs any time between a request and the response.

Variables:

- $\text{mem}[\text{adr}] = \text{val}$
- $\text{buf}[p]$  holds request or response record  
 $[op \mapsto "WR", \text{adr} \mapsto a, \text{val} \mapsto v]$



- $\text{ctl}[p]$

----- MODULE InternalMemory -----  
 EXTENDS MemoryInterface  
 VARIABLES mem, ctl, buf

Init ==  $\bigwedge \text{mem} \in [\text{Adr} \mapsto \text{Val}]$   
 $\bigwedge \text{ctl} = [p \in \text{Proc} \mapsto "rdy"]$   
 $\bigwedge \text{buf} = [p \in \text{Proc} \mapsto \text{NoVal}]$   
 $\bigwedge \text{memInt} \in \text{InitMemInt}$

TypeInvariant ==  
 $\bigwedge \text{mem} \in [\text{Adr} \mapsto \text{Val}]$   
 $\bigwedge \text{ctl} \in [\text{Proc} \mapsto \{"rdy", "busy", "done"\}]$   
 $\bigwedge \text{buf} \in [\text{Proc} \mapsto \text{MReq} \cup \text{Val} \cup \{\text{NoVal}\}]$

$\text{Req}(p) == \bigwedge \text{ctl}[p] = "rdy"$   
 $\bigwedge \exists \text{req} \in \text{MReq} :$   
 $\bigwedge \text{Send}(p, \text{req}, \text{memInt}, \text{memInt}')$   
 $\bigwedge \text{buf}' = [\text{buf} \text{ EXCEPT } ! [p] = \text{req}]$   
 $\bigwedge \text{ctl}' = [\text{ctl} \text{ EXCEPT } ! [p] = "busy"]$   
 $\bigwedge \text{UNCHANGED mem}$



$\text{Do}(p) ==$   
 $\bigwedge \text{ctl}[p] = "busy"$   
 $\bigwedge \text{mem}' = \text{IF } \text{buf}[p].\text{op} = "Wr"$   
 THEN  $[\text{mem} \text{ EXCEPT } ! [\text{buf}[p].\text{adr}] = \text{buf}[p].\text{val}]$   
 ELSE mem  
 $\bigwedge \text{buf}' = [\text{buf} \text{ EXCEPT } ! [p] = \text{IF } \text{buf}[p].\text{op} = "Wr"$   
 THEN NoVal  
 ELSE  $\text{mem}[\text{buf}[p].\text{adr}]]$   
 $\bigwedge \text{ctl}' = [\text{ctl} \text{ EXCEPT } ! [p] = "done"]$   
 $\bigwedge \text{UNCHANGED memInt}$

$\text{Rsp}(p) == \bigwedge \text{ctl}[p] = "done"$   
 $\bigwedge \text{Reply}(p, \text{buf}[p], \text{memInt}, \text{memInt}')$   
 $\bigwedge \text{ctl}' = [\text{ctl} \text{ EXCEPT } ! [p] = "rdy"]$   
 $\bigwedge \text{UNCHANGED } \langle \text{mem}, \text{buf} \rangle$


$\text{INext} == \exists p \in \text{Proc} : \text{Req}(p) \vee \text{Do}(p) \vee \text{Rsp}(p)$   
 $\text{ISpec} == \text{Init} \wedge [] [\text{INext}]_{\langle \text{memInt}, \text{mem}, \text{ctl}, \text{buf} \rangle}$

THEOREM ISpec  $\Rightarrow [] \text{TypeInvariant}$   
 =====  
 ----- MODULE Memory -----  
 EXTENDS MemoryInterface  
 Inner(mem, ctl, buf) == INSTANCE InternalMemory  
 Spec ==  $\exists \text{mem}, \text{ctl}, \text{buf} : \text{Inner}(\text{mem}, \text{ctl}, \text{buf}) \wedge \text{ISpec}$   
 =====

## Recursive Function Definitions

- $fact[n] = IF\ n=0\ THEN\ 1\ ELSE\ n * fact[n-1]$
- In TLA+  
 $fact == [n \in Nat \mid \rightarrow IF\ n=0\ THEN\ 1\ ELSE\ n * fact[n-1]]$   
 $fact\ [n \in Nat] == IF\ n=0\ THEN\ 1\ ELSE\ n * fact[n-1]$

## Write-Through Cache



- **Write request**
  - **Processor action**
    - Write to cache[p]
    - Put request into memQ
  - **memQ action**
    - store head of queue into wmem
- **Read request**
  - **Processor action**
    - If cache hit, return value in cache
    - if cache miss
      - Add request to memQ
      - Set ctl[p] to new *waiting* state
  - **memQ action**
    - Read last write to the address in memQ or wmem

# Write-Through Cache

- Eviction: *Evict(p)*
  - Normally, when cache full, but doesn't affect algorithm correctness, just performance
  - Allow anytime, except when just put in cache
- Representing the cache and queue
  - memQ: sequence of pairs:  $\langle p, req \rangle$
  - $Cache[p][a]$ : copy in cache  $p$  for address  $a$  or  $NoVal$

## • Operations

Req(p)                      MemQWr  
Rsp(p)                      MemQRd

RdMiss(p)                vmem

DoRd(p)

DoWr(p)

Evict(p,a)

```
----- MODULE WriteThroughCache -----
EXTENDS Naturals, Sequences, MemoryInterface
VARIABLES wmem, ctl, buf, cache, memQ
CONSTANT QLen
ASSUME (QLen ∈ Nat) ∧ (QLen > 0)
M == INSTANCE InternalMemory WITH mem <- wmem


Init == ∧ M!Init
      ∧ cache = [p ∈ Proc | -> [a ∈ Adr | -> NoVal] ]
      ∧ memQ = <<>>
```

```
TypeInvariant ==
  ∧ wmem ∈ [Adr -> Val]
  ∧ ctl ∈ [Proc -> {"rdy", "busy", "waiting", "done"}]
  ∧ buf ∈ [Proc -> MReq U Val U {NoVal}]
  ∧ cache ∈ [Proc -> [Adr -> Val U {NoVal}]]
  ∧ memQ ∈ Seq(Proc X MReq)
```

Coherence ==  $\forall p, q \in \text{Proc}, a \in \text{Adr} :$   
                    $(\text{NoVal} \notin \{\text{cache}[p][a], \text{cache}[q][a]\})$   
                    $\Rightarrow (\text{cache}[p][a] = \text{cache}[q][a])$

```
Req(p) == M!Req(p) ∧ UNCHANGED <<cache, memQ>>
Rsp(p) == M!Rsp(p) ∧ UNCHANGED <<cache, memQ>>
```

If two caches include a valid entry for the same address, the value must be the same



# Bottom of spec

$$\text{Evict}(p, a) == \wedge (\text{ctl}[p] = \text{"waiting"}) \Rightarrow (\text{buf}[p].\text{adr} \# a)$$

$$\wedge \text{cache}' = [\text{cache EXCEPT } ![p][a] = \text{NoVal}]$$

$$\wedge \text{UNCHANGED } \ll \text{memInt}, \text{wmem}, \text{buf}, \text{ctl}, \text{memQ} \gg$$

$$\text{Next} == \vee \exists p \in \text{Proc} :$$

$$\vee \text{Req}(p) \vee \text{Rsp}(p)$$

$$\vee \text{RdMiss}(p) \vee \text{DoRd}(p) \vee \text{DoWr}(p)$$

$$\vee \exists a \in \text{Adr} : \text{Evict}(p, a)$$

$$\vee \text{MemQWr}$$

$$\vee \text{MemQRd}$$

$$\text{Spec} ==$$

$$\text{Init} \wedge [][\text{Next}]_<<\text{memInt}, \text{wmem}, \text{buf}, \text{ctl}, \text{cache}, \text{memQ} \gg$$

$$\text{THEOREM Spec} \Rightarrow [](\text{TypeInvariant} \wedge \text{Coherence})$$

$$\text{LM} == \text{INSTANCE Memory}$$

$$\text{THEOREM Spec} \Rightarrow \text{LM!Spec}$$

=====

$$\text{RdMiss}(p) == \wedge (\text{ctl}[p] = \text{"busy"}) \wedge (\text{buf}[p].\text{op} = \text{"Rd"})$$

$$\wedge \text{cache}[p][\text{buf}[p].\text{adr}] = \text{NoVal}$$

$$\wedge \text{Len}(\text{memQ}) < \text{QLen}$$

$$\wedge \text{memQ}' = \text{Append}(\text{memQ}, \ll p, \text{buf}[p] \gg)$$

$$\wedge \text{ctl}' = [\text{ctl EXCEPT } ![p] = \text{"waiting"}]$$

$$\wedge \text{UNCHANGED } \ll \text{memInt}, \text{wmem}, \text{buf}, \text{cache} \gg$$

$$\text{DoRd}(p) ==$$

$$\wedge \text{ctl}[p] \in \{\text{"busy"}, \text{"waiting"}\}$$

$$\wedge \text{buf}[p].\text{op} = \text{"Rd"}$$

$$\wedge \text{cache}[p][\text{buf}[p].\text{adr}] \# \text{NoVal}$$

$$\wedge \text{buf}' = [\text{buf EXCEPT } ![p] = \text{cache}[p][\text{buf}[p].\text{adr}]]$$

$$\wedge \text{ctl}' = [\text{ctl EXCEPT } ![p] = \text{"done"}]$$

$$\wedge \text{UNCHANGED } \ll \text{memInt}, \text{wmem}, \text{cache}, \text{memQ} \gg$$

$$\text{DoWr}(p) ==$$

$$\text{LET } r == \text{buf}[p]$$

$$\text{IN } \wedge (\text{ctl}[p] = \text{"busy"}) \wedge (r.\text{op} = \text{"Wr"})$$

$$\wedge \text{Len}(\text{memQ}) < \text{QLen}$$

$$\wedge \text{cache}' = [q \in \text{Proc} \mid \rightarrow$$

$$\quad \text{IF } (p=q) \vee (\text{cache}[q][r.\text{adr}] \# \text{NoVal})$$

$$\quad \text{THEN } [\text{cache}[q] \text{ EXCEPT } ![r.\text{adr}] = r.\text{val}]$$

$$\quad \text{ELSE } \text{cache}[q] ]$$


$$\wedge \text{memQ}' = \text{Append}(\text{memQ}, \ll p, r \gg)$$

$$\wedge \text{buf}' = [\text{buf EXCEPT } ![p] = \text{NoVal}]$$

$$\wedge \text{ctl}' = [\text{ctl EXCEPT } ![p] = \text{"done"}]$$

$$\wedge \text{UNCHANGED } \ll \text{memInt}, \text{wmem} \gg$$

h



h

```
vmem ==
LET f[i ∈ 0 .. Len(memQ)] ==
  IF i=0 THEN wmem
  ELSE IF memQ[i][2].op = "Rd"
    THEN f[i-1]
    ELSE [f[i-1] EXCEPT ![memQ[i][2].adr] =
      memQ[i][2].val]
  IN f[Len(memQ)]

MemQWr == LET r == Head(memQ)[2]
  IN ∧ (memQ # << >>) ∧ (r.op = "Wr")
  ∧ wmem' = [wmem EXCEPT ![r.adr] = r.val]
  ∧ memQ' = Tail(memQ)
  ∧ UNCHANGED <<memInt, buf, ctl, cache>>

MemQRd ==
LET p == Head(memQ)[1]
  r == Head(memQ)[2]
  IN ∧ (memQ # << >>) ∧ (r.op = "Rd")
  ∧ memQ' = Tail(memQ)
  ∧ cache' = [cache EXCEPT ![p][r.adr] = vmem[r.adr]]
  ∧ UNCHANGED <<memInt, wmem, buf, ctl>>
```

memQ ∈ Seq(Proc X MReq)

## Skipping

- 5.7 Invariance
- 5.8 Proving Implementation
- Ch 6