



Example System Verilog Testbench

Chris Spear and G Tumbush: *SystemVerilog for Verification (ECE 571 text)*
<http://chris.spear.net/systemverilog>


Test bench Example

- Layered
 - Structured with abstraction/reuse/maintenance in mind
- Constrained random stimulus
- Functional coverage






3



• 4



Callbacks to checker, scoreboard, coverage monitor whenever

- Data sent to DUT
- Received from DUT