
XRTL example

HDL: simple ALU

- add
- subtract
- factorial




HVL testbench: Verilog and C

clock generator, reset generator, \$finish

HDL-to-C imported calls

- reset_completed
- GetDataFromSoftware
- SendDataToSoftware
- computation_completed



```
xrtl_basic
                                                                                                                                                                      @(posedge clk);
while(!reset) @(posedge clk);
reset_completed;
                                                                                                                                                               initial begin
                                      #1000;
$finish;
                //tbx clkgen
                        initial
                               begin
                                                                                                                                                                                             end
                       reset;
optype;
compute;
data1, data2;
                                                                                       clk = 0;
#7; //phase delay
forever
 module testbench();
                                                                                                                                                                                                            #10 reset = 1;
                                                            generator
                                                                                                                                                                        generator
                                                                                                                           #5;
clk = 0;
#5;
                                                                                                                     clk = 1;
                clk;
                                                                                                                                                                                                      reset = 0;
                                                                   //tbx clkgen
initial
                                                                                                                                                                                 //tbx clkgen
                                                                                                             begin
                              [1:0]
                                                                                                                                                  end
                                             integer
                                                            //clock
                                                                                                                                                                         /reset
                                                                                                                                                                                       initial
                                                                                                                                                                                             begin
                                                                                 begin
                                      event
                reg
                        reg
                               reg
                                                                                                                                                           end
```

```
xrtl_basic
                                                                                                                                                                                                                                                                                                                   ♦ out
                                                                                                                                                                                                                                                                                                          in1 —
in2 —
optype —
in_avl —
                                                                                                                                                                                                                                                                                                                                                            ck ↓
                                                                                                                   GetDataFromSoftware(data1, data2, optype, isMoreData);
                                                                                                                                                                                                                                                                                                                             // outputs
// inputs
// action
// clk/reset
                                                                                                                                                                                                      dataAv1 = 0;
SendDataToSoftware(data4);
if (isMoreData == 0)
                                                                                                                                                                                                                                                       computation_completed;
$finish();
                                                                                                                                dataAv1 = 1;
while (!dataProcessed)
                                                                                                                                                                                                                                                                                                                              dut(data4, dataProcessed,
    data1, data2, dataAv1,
                                                                                                                                                                   @(bosedge clk);
                                          isMoreData ;
                                                                   always @(posedge clk)
begin
                                                                                                                                                                                                                                                                                                                                                      optype,
clk, reset);
    reg dataAvl = 0;
wire dataProcessed;
wire [31:0] data4;
integer isMoreData;
                                                                                                                                                                               dataAvl
                                                                                          if (reset)
                                                                                                                                                                                                                                           begin
                                                                                                                                                      begin
                                                                                                                                                                                             end
                                                                                                                                                                                                                                                                                end
                                                                                                       begin
                                                                                                                                                                                                                                                                                          end
                                                                                                                                                                                                                                                                                                                               dut
                                                                                                                                                                                                                                                                                                      end
```

endmodule

#include <iostream>
using namespace std;

```
#include "tbxbindings.h"
#include "svdpi.h"
#include "stdio.h"
#define ADD 0
#define SUB 1
#define FACTORIAL 2
static int gCount = 0;
static int value1 = 0;
static int value2 = 0;
static int value out = 0;
static int opcode = ADD;
int reset_completed()
{
    printf ("\n RESET signal has been asserted ...");
    printf ("\n Starting processing ......\n");
    return 0;
}
```

```
value1 = value1 + 20 ;
value2 = value2 + 15 ;
printf(" -->(op1=%d, op2=%d)\n",value1,value2);
                                                                                                                                                                                                                                                                                                                                                       value2 = 1;
value2 = 1;
printf(" -->(op1=%d, op2=%d)\n",value1,value2);
*isMoreData = 0;
                                                                                                                                                                                                                                                                                  op2=%d) \n", value1, value2);
                                                                                                                                                                                                                                                                                             value1 = 2200;
value2 = 1700;
opcode = SUB;
printf(" Testing opcode=SUB..\n");
                                                                                                                                                                                                                                                          value1 = value1 + 20 ;
value2 = value2 + 200 ;
printf(" -->(op1=%d,
                                                                                                                                                            else if (gCount < 10)
{ if ( gCount == 5 )
{</pre>
                                                                                                                                                                                                                                                                                                                                                                                                         *data1 = value1;
*data2 = value2;
*opCode = opcode;
gCount = gCount + 1;
return 0;
```

```
int SendDataToSoftware( const svBitVecVal* data1)
{    value_out = *data1;
    printf(" <--(result=*d)\n",value_out);</pre>
                                                                                                                                                                                                                    if (!error count)
    printf("All tests passed!\n");
return 0;
                                                                                                                                                                                                        int computation_completed()
{
                        // Check output
switch (opcode)
{
                                                                                                                                            }
break;
default :
break;
                                                                                                                                                                     }
return 0;
```