



Digital Logic Design



HDL for Arithmetic Circuits





Today's Agenda

- Designing Combinational Circuits
- Writing HDL for Combinational Arithmetic Circuits like
 - Half Adder
 - Full Adder
 - Full Subtractor
 - 16 bit Binary Adder (Add16 chip)
 - 16 bit Incrementor (Inc16 chip)
 - BCD Adder
 - Half Subtractor
 - Full Subtractor
 - Binary Subtractor
 - Binary Adder/Subtractor
- Demo of above chips on H/W Simulator






Combinational Circuits

Output is function of input only

i.e. no feedback



When input changes, output may change (after a delay)



Design a majority circuit, which is a combinational circuit whose output is equal to 1 if the input variables have more 1's than 0's. The output is 0 otherwise




Design a circuit that converts each of its BCD inputs to corresponding Excess-3 Code






BCD-to-Excess 3 Converter


A	B	CD	w x y z
0	0	0 0	0 0 1 1
0	0	0 1	0 1 0 0
0	0	1 0	0 1 0 1
0	0	1 1	0 1 1 0
0	1	0 0	0 1 1 1
0	1	0 1	1 0 0 0
0	1	1 0	1 0 0 1
0	1	1 1	1 0 1 0
1	0	0 0	1 0 1 1
1	0	0 1	1 1 0 0
1	0	1 0	x x x x
1	0	1 1	X X X X
1	1	0 0	X X X X
1	1	0 1	X X X X
1	1	1 0	X X X X
1	1	1 1	X X X X




$$w = A + BC + BD$$



$$y = C'D' + CD$$



$$x = B'C+B'D+BC'D'$$




$$z = D'$$



BCD-to-Excess 3 Converter

A B C D	w x y z
0 0 0 0	0 0 1 1
0 0 0 1	0 1 0 0
0 0 1 0	0 1 0 1
0 0 1 1	0 1 1 0
0 1 0 0	0 1 1 1
0 1 0 1	1 0 0 0
0 1 1 0	1 0 0 1
0 1 1 1	1 0 1 0
1 0 0 0	1 0 1 1
1 0 0 1	1 1 0 0
1 0 1 0	x x x x
1 0 1 1	x x x x
1 1 0 0	x x x x
1 1 0 1	x x x x
1 1 1 0	x x x x
1 1 1 1	x x x x



$$w = A + B(C+D)$$
 $y = (C+D)' + CD$
 $x = B'(C+D) + B(C+D)'$ $z = D'$



A circuit that converts each of its 3-bit binary number to its corresponding 2's complement



Arithmetic Logic Unit

- To design a proper Arithmetic Logic Unit, we first need to design some combinational chips that can perform some basic arithmetic operations. Later we can integrate those chips to build the complete ALU
- Let us now design and code some chips that perform some basic arithmetic operations using the already created chips so far

- HalfAdder
- · FullAdder
- Add16
- Inc16
- · ALU

A family of combinational chips, from simple adders to an Arithmetic Logic Unit.



Boolean Arithmetic

implement

Addition

get for free

postpone to

software

- Subtraction
- Comparison (<,>,=) get for free

software

- Multiplication
- Division


postpone to

- Half adder: adds two bits
- Full adder: adds three bits
- Binary Adder: adds two integers
 - Incrementer: adds one to an integer



Half Adder


• A half adder is a combinational circuit that accepts two input bits and generates two outputs (a sum bit and a carry bit)



а	b	sum	carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

$$sum(a,b) = a'b + ab' = a \oplus b$$


 $carry(a,b) = ab$





Half Adder Implementation

HalfAdder.hdl







Half Adder Demo



Full Adder

• A half adder can add only two bits, it cannot accommodate the carry from the previous two bits addition. A full adder is a combinational circuit that performs the arithmetic sum of three input bits (augend, addend and carryin) and generates two outputs a sum and a carry-out





$$sum(a,b,c) = a'b'c + a'bc' + ab'c' + abc$$

= $a \oplus b \oplus c$


$$carry(a,b,c) = ab + bc + ac$$


а	b	С	sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Sum bit




Full Adder Implementation







Full Adder Implementation (cont...)



FullAdder.hdl

```
// Computes the sum of three bits
CHIP FullAdder {
   IN a, b, c; // 1-bit inputs
  OUT sum, carry;
  PARTS:
     HalfAdder(a=a, b=b, sum=sum1, carry=carry1);
     HalfAdder(a=sum1, b=c, sum=sum, carry=carry2);
     Or (a=carry1, b=carry2, out=carry);
```




Full Adder Demo






Binary Adder


• A digital circuit that produces the sum of two n bit binary numbers is called a n-bit binary adder. It can be designed with full adders connected in cascade. A 4-bit binary adder is shown below:







Binary Adder Implementation



Add16.hdl

```
CHIP Add16 {
  IN a[16], b[16];
 OUT out[16];
  PARTS:
   HalfAdder(a=a[0], b=b[0], sum=out[0], carry=carry0);
   FullAdder(a=a[1], b=b[1], c=carry0, sum=out[1], carry=carry1);
   FullAdder(a=a[2], b=b[2], c=carry1, sum=out[2], carry=carry2);
   FullAdder(a=a[3], b=b[3], c=carry2, sum=out[3], carry=carry3);
   FullAdder(a=a[14], b=b[14], c=carry13, sum=out[14], carry=carry14);
   FullAdder(a=a[15], b=b[15], c=carry14, sum=out[15], carry=carry15);
```




Binary Adder Demo





16 Bit Incrementer Implementation

- A digital circuit that inputs a 16 bit integer and adds 1 to it, ignores the carryout from the MSb (if any)
- The single-bit 0 and 1 values are represented in HDL as false and true




Inc16.hdl

```
/**
 * 16-bit incrementer:
 * out = in + 1 (arithmetic addition)
 */
CHIP Inc16 {
   IN in[16];
   OUT out[16];
   PARTS:
    Add16(a=in, b[0]=true, out=out);
}
```





BCD Adder Circuit





Half Subtractor Circuit







Inputs		Outputs	
А	В	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0



Full Subtractor Circuit






A	В	B _{in}	D	B _{out}
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

$$D = A \oplus B \oplus Bin$$

Bout = A' Bin + A' B + B Bin



4-Bits Binary Subtractor Circuit






Binary Adder/Subtractor Circuit

M: Control Signal (Mode)

$$-M=0 \rightarrow F = x + y$$


$$-M=1 \rightarrow F = x - y$$






Integer Over Flow Circuit

Addition of Unsigned Numbers



• Addition of Signed Numbers (2's Complement)





Things To Do

Perform interactive and script based testing of the chips designed in today's session on the h/w simulator. You can download the .hdl, .tst and .cmp files of above chips from the course bitbucket repository:

https://github.com/arifpucit/COAL_VLecs

• Interested students should try to design half subtractor, full subtractor and adder-subtractor chips. Also design a 16-bit binary subtractor chip that can subtract one 16 bit number from another 16 bit number

Coming to office hours does NOT mean you are academically week!

O.k., and now you'll do exactly what I'm telling you!