



S05: High Performance Computing with CUDA


Programming CUDA


Ian Buck
NVIDIA


Enabling GPU Computing





- GPU Computing Arch
- CUDA
 - Targeted platform for GPU Computing

















Programming Model:A Massively Multi-threaded Processor



Move data-parallel application portions to the GPU

Differences between GPU and CPU threads

- Lightweight threads
- GPU supports 1000's of threads



S05: High Performance Computing with CUDA

Programming Model:A Highly Multi-threaded Coprocessor



- The GPU is viewed as a compute device that:
 - Is a coprocessor to the CPU or host
 - Has its own DRAM (device memory)
 - Runs many threads in parallel
- Data-parallel portions of an application execute on the device as kernels which run many cooperative threads in parallel
- Differences between GPU and CPU threads
 - GPU threads are extremely lightweight
 - Very little creation overhead
 - GPU needs 1000s of threads for full efficiency
 - Multi-core CPU needs only a few

SC07

C on the GPU



- A simple, explicit programming language solution
- Extend only where necessary

```
__global__ void KernelFunc(...);
__device__ int GlobalVar;
__shared__ int SharedVar;

KernelFunc<<< 500, 128 >>>(...);
```

S05: High Performance Computing with CUDA

S05: High Performance Computing with CUDA

<u>》</u> SC07

Execution Model Multiple levels of parallelism Thread ☐ Identified by threadIdx Thread block Up to 512 threads per block Communicate through shared memory **Thread Block** Identified by blockldx Threads guaranteed to be resident threadIdx, blockIdx __syncthreads() Grid of thread blocks **Grid of Thread Blocks** f<<<nblocks, nthreads>>>(a,b,c) Result data array

C-Code Example to Add Arrays



```
CPU C program
```


CUDA C program

3 <u>SC</u>

S05: High Performance Computing with CUDA

Example Algorithm - Fluids





Goal: Calculate PRESSURE in a fluid

Pressure = Sum of neighboring pressures $P_n' = P_1 + P_2 + P_3 + P_4$

So the pressure for each particle is...

Pressure₁ = P₁ + P₂ + P₃ + P₄

 $Pressure_2 = P_3 + P_4 + P_5 + P_6$

 $Pressure_3 = P_5 + P_6 + P_7 + P_8$

Pressure₄ = $P_7 + P_8 + P_9 + P_{10}$

•



Pressure depends on neighbors

Divergence in Parallel Computing




- Removing divergence pain from parallel programming
- SIMD Pain
 - User required to SIMD-ify
 - User suffers when computation goes divergent
- GPUs: Decouple execution width from programming model
 - Threads can diverge freely
 - Inefficiency only when granularity exceeds native machine width
 - Hardware managed
 - Managing divergence becomes performance optimization
 - Scalable


S05: High Performance Computing with CUDA


Runtime Component: Memory Management




- Explicit GPU memory allocation
- Returns pointers to GPU memory
- Device memory allocation
 - cudaMalloc(), cudaFree()
- Memory copy from host to device, device to host, device to device
 - cudaMemcpy(), cudaMemcpy2D(), ...
- OpenGL & DirectX interoperability
 - cudaGLMapBufferObject()









CUBLAS Library




- Self-contained BLAS library
 - Application needs no direct interaction with CUDA driver
- Currently only a subset of BLAS core functions
 - Single/Real Routines, BLAS1 Complex, CGEMM
- Simple to use:
 - Create matrix and vector objects in GPU memory
 - Fill them with data
 - Call sequence of CUBLAS functions
 - Upload results back from GPU to host
- Column-major storage and 1-based indexing
 - For maximum compatibility with existing Fortran apps

21

S05: High Performance Computing with CUDA








- Efficient of FFT on CUDA
- Features
 - 1D, 2D, and 3D FFTs of complex and real-valued signal data
 - Batch execution for multiple 1D transforms in parallel
 - Transform sizes (for 1D) in the range [2, 16M]
 - Transform sizes (for 2D and 3D) in the range [2, 16384]

SCO7



Single Precision Floating Point				nvibi
	8-Series GPU	SSE	IBM Altivec	Cell SPE
Precision	IEEE 754	IEEE 754	IEEE 754	IEEE 754
Rounding modes for FADD and FMUL	Round to nearest and round to zero	All 4 IEEE, round to nearest, zero, inf, -inf	Round to nearest only	Round to zero/truncate only
Denormal handling	Flush to zero	Supported, 1000's of cycles	Supported, 1000's of cycles	Flush to zero
NaN support	Yes	Yes	Yes	No
Overflow and Infinity support	Yes	Yes	Yes	No infinity, only clamps to max norm
Flags	No	Yes	Yes	Some
Square root	Software only	Hardware	Software only	Software only
Division	Software only	Hardware	Software only	Software only
Reciprocal estimate accuracy	24 bit	12 bit	12 bit	12 bit
Reciprocal sqrt estimate accuracy	23 bit	12 bit	12 bit	12 bit
log2(x) and 2^x estimates accuracy	23 bit	No	12 bit	No 🔌

