```
Mnemonic
                                 0p-code
                                                                                                                                                       Operands
 NOP
                                  0000 0000 0000 0000
                                                                                                                                                      d = destination regiser pair (0,2,..30) r = source register pair (0,2,..30)
d = multiplicand 1 (16..31) r = multiplicand 2 (16..31)
d = signed multiplicand (16..32) r = unsigned multiplicand (16..32)
d = multiplicand register (16..23) r = multiplicand register (16..23)
d = multiplicand register (16..23) r = multiplicand register (16..23)
d = signed multiplicand register (16..23) r = unsigned multiplicand register (16..23)
d = register A to be compared thru carry (0..31) r = register B to be compared thru carry (0..31)
d = destination register (0..31) r = source register (0..31)
d = destination register (0..31) r = source register (0..31)
d = register A to be compared (0..31) r = register B to be compared (0..31)
 MOVW
                                  0000 0001 dddd rrri
                                  0000 0010 dddd rrrr
 MULS
 MULSU
                                  0000 0011 0ddd 0rrr
 FMUL
                                  0000 0011 0ddd 1rrr
 FMULS.
                                  0000 0011 1ddd 0rrr
  FMULSU
                                  0000 0011 1ddd 1rrr
 CPC
                                  0000 01rd dddd rrrr
SBC
                                  0000 10rd dddd rrrr
0000 11rd dddd rrrr
                                                                                                                                                     d = destination register (0..31) r = source register (0..31) d = register A to be compared (0..31) r = register B to be compared (0..31) d = register A to be compared (0..31) r = register B to be compared (0..31) d = destination register (0..31) r = source register (0..31) d = destination register (0..31) r = source register (0..31) d = destination register (0..31) r = source register (0..31) d = destination register (0..31) r = source register (0..31) d = destination register (0..31) r = source register (0..31) d = destination register (0..31) r = source register (0..31) d = destination register (0..31) r = source register (0..31) d = register to be compared (16..31) K = constant to be compared (0..255) d = destination register (16..31) K = immediate constant (0..255) d = destination register (16..31) K = immediate constant (0..255) d = destination register (16..31) K = immediate constant (0..255) d = destination register (16..31) K = constant (0..255) d = destination register (16..31) K = constant (0..255) d = destination register (0..31) q = offset (0..63), p = pointer (Z or Y) r = source register (0..31) q = offset (0..63), p = pointer (Z or Y) d = destination register (0..31), k = address to fetch (0..65535) d = destination register (0..31), k = address to fetch (0..65535) d = destination register (0..31), k = address to fetch (0..65535)
 CPSE
                                  0001 00rd dddd rrrr
0001 01rd dddd rrrr
 SHR
                                  0001 10rd dddd rrrr
                                  0001 11rd dddd rrrr
 ADC
 AND
                                  0010 00rd dddd rrrr
                                  0010 01rd dddd rrrr
 OR
                                  0010 10rd dddd rrrr
 MOV
                                  0010 11rd dddd rrrr
 CPI
                                  0011 KKKK dddd KKKK
                                  0100 KKKK dddd KKKK
 SUBI
                                  0101 KKKK dddd KKKK
 ORI
                                  0110 KKKK dddd KKKK
                                  0111 KKKK dddd KKKK
 ANDI
LDD Rd, p+q 10q0 qq0d dddd pqqq
STD Rd, p+q 10q0 qq1r rrrr pqqq
 LDS
                                 1001 000d dddd 0000
1001 000d dddd 0100
                                                                                         kkkk kkkk kkkk kkkk
 LPM Rd, Z
                                                                                                                                                     d = destination register (0..31)
LPM Rd, Z+ 1001 000d dddd 0101
ELPM Rd, Z 1001 000d dddd 0110
ELPM Rd, Z+ 1001 000d dddd 0111
 LD Rd, X
                                  1001 000d dddd 1100
 LD Rd, p+
                                 1001 000d dddd pp01
 LD Rd, -p
                                  1001 000d dddd pp10
1001 000d dddd 1111
 POP
                                                                                                                                                      d = destination register (0...31) k = address to store (0..65535)
r = source register (0...31) r
r = source register (0...31) p = pointer (X, Y, Z)
r = source register (0...31) p = pointer (X, Y, Z)
 STS
                                  1001 001d dddd 0000
                                                                                         kkkk kkkk kkkk kkkk
 ST X, Rr
                                  1001 001r rrrr 1100
                                  1001 001r rrrr pp01
1001 001r rrrr pp10
1001 001d dddd 1111
ST p+, Rr
ST -p, Rr
                                                                                                                                                     r = source register (0.31) p = pointer (X, d = destination register (0.31) d = register to be 1's complemented (0.31) d = register to swap nibbles in (0.31) d = register to be 2's complemented (0.31) d = destination register (0.31) d = destination register (0.31) d = destination register (0.31)
 PLISH
 COM
                                  1001 010d dddd 0000
 SWAP
                                  1001 010d dddd 0010
 NEG
                                  1001 010d dddd 0001
 INC
                                  1001 010d dddd 0011
ASR
LSR
                                  1001 010d dddd 0101
                                  1001 010d dddd 0110
                                  1001 010d dddd 0111
1001 0100 0sss 1000
                                                                                                                                                       d = destination register (0..31)
s = bit in SREG to set (0..7)
 ROR
 BSET
 T.JMP
                                  1001 0100 0000 1001
 EIJMP
                                  1001 0100 0001 1001
                                                                                                                                                       \begin{array}{ll} d = destination \ register \ (\emptyset..31) \\ s = bit \ in \ SREG \ to \ clear \ (\emptyset..7) \\ k = absolute \ address \ to \ jump \ to \ (\emptyset..4,194,304) \\ \end{array} 
 DEC
                                  1001 010d dddd 1010
                                  1001 0100 1sss 1000
                                                                                         kkkk kkkk kkkk kkkk
 JMP
                                  1001 010k kkkk 110k
 CALL
                                  1001 010k kkkk 111k
                                                                                                                                                        k = absolute address to jump to (0..4,194,304)
 RET
                                  1001 0101 0000 1000
 ICALL
                                  1001 0101 0000 1001
1001 0101 0001 1000
 RETI
 EICALL
SLEEP
                                  BRFAK
                                  1001 0101 1001 1000
                                  1001 0101 1010 1000
 WDR
 LPM
                                  1001 0101 1100 1000
 ELPM
                                  1001 0101 1101 1000
                                                                                                                                                     d = destination register pair (24:25, 26:27, 28:29, 30:31) K = constant (0..63)
d = destination register pair (24:25, 26:27, 28:29, 30:31) K = constant (0..63)
A = destination I/O register (0..31) b = bit in I/O register to clear (0..7)
A = I/O register to inspect (0..31) b = bit in I/O register to test to determine branch
A = destination I/O register (0..31) b = bit in I/O register to test to determine branch
A = I/O register to inspect (0..31) b = bit in I/O register to test to determine branch
d = multiplicand 1 (0..31) r = multiplicand 2 (0..31)
d = destination register (0..31) A = source I/O port (0..63)
r = source register (0..31) A = source I/O port (0..63)
k = offset to jump to (-2048 to +2047)
k = offset to jump to (-2048 to +2047)
d = destination register (0..31) K = immediate constant (0..255)
 SPM
                                  1001 0101 1110 1000
                                  1001 0110 KKdd KKKK
 ADIW
 SBIW
                                  1001 0111 KKdd KKKK
 CBI
                                  1001 1000 AAAA Abbb
                                  1001 1001 AAAA Abbb
 SBIC
                                  1001 1010 AAAA Abbb
1001 1011 AAAA Abbb
 SBT
 SBIS
 MUL
                                  1001 11rd dddd rrrr
                                  1011 0AAd dddd AAAA
 IN
                                  OUT
 RCALL
                                                                                                                                                      d = destination register (0..31) K = immediate constant (0..255)
s = bit in SREG to test (0..7) k = offset to jump by if bit is set
s = bit in SREG to test (0..7) k = offset to jump by if bit is clear (-63..64)
d = source register (0..31) b = bit in source register to copy into the T bit (0..7)
                                  1110 KKKK dddd KKKK
 LDI
 BRBS
                                  1111 00kk kkkk ksss
 RRRC
                                  1111 01kk kkkk ksss
                                  1111 101d dddd 0bbb
 BST
                                                                                                                                                        a = source register (0..31) b = bit in destination register to transfer T bit into (0..7) r = register to inspect (0..31) b = bit in register to test to determine branch (0..7) r = register to inspect (0..31) b = bit in register to test to determine branch (0..7)
                                  1111 100d dddd 0bbb
1111 110r rrrr 0bbb
 BLD
 SBRS
                                 1111 111r rrrr 0bbb
 Unique op-codes by byte pattern:
 LSL: Assembler automatically inserts ADD with Rd == Rr
ROL: Assembler automatically inserts ADC with Rd == Rr TST: Assembler automatically inserts AND with Rd == Rr
ISI: ASSembler automatically inserts EOR with Rd == Rr

SBR: Assembler automatically replaces SBR with ORI

CBR: Assembler automatically replaces With ANDI with K complemented

LDD Rd, 74q: See LDD op-code, with (p = 0)

LDD Rd, Y4q: See LDD op-code, with (p = 1)
 LD Rd, 7: See LDD op-code, With (qqqqq = 000000, p = 0)
LD Rd, Y: See LDD op-code, with (qqqqq = 000000, p = 1)
STD Rr, Z+q: See STD op-code, with (p = 0)
```

```
STD Rr, Y+q: See STD op-code, with (p = 1)

ST Rr, Z: See STD op-code, with (qqqqqq = 000000, p = 0)

ST Rr, Y: See STD op-code, with (qqqqqq = 000000, p = 0)

LD Rd, Z+: See LD Rd, p+ op-code, with (pqqqqq = 000000, p = 1)

LD Rd, X+: See LD Rd, p+ op-code, with (pp = 10)

LD Rd, X+: See LD Rd, p+ op-code, with (pp = 10)

LD Rd, X+: See LD Rd, p- op-code, with (pp = 11)

LD Rd, X+: See LD Rd, -p op-code, with (pp = 10)

LD Rd, X+: See LD Rd, -p op-code, with (pp = 10)

LD Rd, X+: See LD Rd, -p op-code, with (pp = 10)

LD Rd, X+: See LD Rd, -p op-code, with (pp = 10)

ST X+, Rr: See ST p+, Rr op-code, with (pp = 10)

ST Y+, Rr: See ST p+, Rr op-code, with (pp = 10)

ST X+, Rr: See ST p-, Rr op-code, with (pp = 11)

ST Z-, Rr: See ST p-, Rr op-code, with (pp = 11)

ST X-, Rr: See ST p-, Rr op-code, with (pp = 10)

ST X-, Rr: See ST p-, Rr op-code, with (pp = 11)

SEC: Assembler inserts BSET, with (sss = 000)

SEZ: Assembler inserts BSET, with (sss = 011)

SEN: Assembler inserts BSET, with (sss = 010)

SEV: Assembler inserts BSET, with (sss = 101)

SET: Assembler inserts BSET, with (sss = 110)

SET: Assembler inserts BSET, with (sss = 111)

CLC: Assembler inserts BCLR, with (sss = 011)

BRC: Assembler automatically inserts BRBS, with (sss = 000)

BRC: Assembler automatically inserts BRBS, with (sss = 001)

BRC: Assembler automatically inserts BRBS, with (sss = 011)

BRC: Assembler automatically inserts BRBC, with
```