Measurement Bias from Address Aliasing

Lars Kirkholt Melhus

Dept. of Computer and Information Science

Norwegian University of Science and Technology

Trondheim, Norway

larskirk@alumni.ntnu.no

Rune Erlend Jensen

Dept. of Computer and Information Science

Norwegian University of Science and Technology

Trondheim, Norway

runeerle@idi.ntnu.no

Abstract—In this paper, we identify address aliasing as an important underlying mechanism causing measurement bias on modern Intel microarchitectures. By analyzing hardware performance counters, we show how bias arises from two external factors: size of environment variables, and characteristics of dynamically linked heap allocators.

We demonstrate ways to deal with this type of bias, through runtime detection and correction of aliasing conditions. For heap allocators, we show that common implementations tend to give worst case alignment by default; favoring page alignment for large allocations. The performance impact of aliased memory accesses can be significant, causing up to a 2x performance degradation in already optimized code. Our results can enable new optimization strategies to account for this phenomenon.

Keywords-4K address aliasing; BLAS; heap allocators; measurement bias; memory disambiguation; performance counters;

I. Introduction

A key challenge for performance analysts and systems researchers is handling measurement bias. Seemingly harmless external factors—such as link ordering or contents of environment variables—have been shown to have significant impact on performance in real applications [1]. The underlying explanation is that these factors affect memory addresses of data at runtime, which in turn interacts with various low level hardware buffers. Because of the complexity of modern processors, it is often hard, or even impossible to predict exactly how changes to things like environment variables ultimately affect program execution.

To alleviate the impact of measurement bias in performance analysis, researchers have proposed techniques like causal analysis, and randomization of execution contexts [2]. Others treat the interaction complexity as a potential optimization problem, using search over variant spaces to find optimal environments [3]. Our approach is to analyze isolated programs in detail using hardware performance counters, in an attempt to identify which underlying mechanisms are causing bias.

We show how some instances of measurement bias can be explained by *address aliasing*, an artifact of a

presumably Intel specific optimization on the out-oforder execution pipeline. The CPU uses a heuristic for determining whether loads are dependent on previous stores, comparing only the 12 least significant virtual address bits. Aliased memory accesses can produce false dependencies, and incur performance penalties. We look at how address aliasing can trigger bias from two external factors: size of system environment variables, and configuration of dynamic heap allocation libraries.

Our results show that the cost of aliasing can be significant, exemplified by a simple program with up to 2x speedup based on heap address alignment alone. With an understanding of how false dependencies in the CPU can impact performance, measurement bias caused by it can to some extent be predicted, and even accounted for in software. We show how techniques like manual padding of allocations and dynamic detection of aliasing conditions can be used to improve performance.

The rest of this paper is structured as follows: Section II starts by describing methodology and experimental setup. Section III introduces "4K aliasing", providing necessary background for interpreting the later results. Section IV presents an analysis of how the size of environment variables causes bias, and in Section V we go through a similar analysis for bias to heap address alignment. Section VI looks at alias in BLAS libraries. Finally, in Section VII we discuss some approaches to handle aliasing effects. Related work is discussed in Section VIII, before we summarize and conclude in Section IX.

II. Experimental Methodology

In order to understand biased behavior, it is important to be able to make precise and detailed measurements without introducing observer effects [2]. This can be achieved by using performance counters; instrumentation support in hardware that can be used to count various events, such as cycles executed, branch prediction misses, instructions fetched, and so on. Recent Intel architectures have several hundred available events, providing a detailed view of what is happening inside the CPU. Performance counters are supported in the Linux

Table I: Experimental setups used.

Core	Intel [®] Core TM 2 Duo P8600 (laptop)						
	64-bit Ubuntu 14.04 LTS (Linux 3.13.0),						
	GCC 4.8.2-19ubuntu1						
Nehalem	Intel [®] Core TM i7-950						
	64-bit Ubuntu 12.04 LTS (Linux 3.2.0),						
	GCC 4.8.2-19ubuntu1						
Ivy Bridge	Intel [®] Core TM i5-3470						
	64-bit Ubuntu 12.04 LTS (Linux 3.8.0),						
	GCC 4.8.2-19ubuntu1						
Haswell	Intel [®] Core TM i7-4770K						
	64-bit Ubuntu 14.04 LTS (Linux 3.13.0),						
	GCC 4.8.2-19ubuntu1						

kernel, and can be accessed via a tool called *perf*. This utility instructs the kernel to enable the processor's Performance Monitoring Unit (PMU), before executing a specified program. Using this technique avoids modifications to the executed program, unlike tools like PAPI [4]. We use the perf-stat command in all experiments, which accepts raw PMU event codes listed in the reference manual [5]. Reliability of PMU measurements has been evaluated by Weaver and Mckee [6]. The issues they find are either handled explicitly, or are irrelevant to our setup.

A small Python script is used to iterate over an exhaustive set of all known counters, which amounts to about 200 in our setups. Only a small set of events are collected at a time, to ensure events are actually counted continuously. We do not use multiplexing between a limited set of counter registers, as it will introduce significant variations [7]. Controlled variations in environment size are achieved by setting a dummy environment variable. Interesting events are identified by computing linear correlation to cycle count, measuring all counters over a series of execution contexts. Results are also averaged over multiple runs to reduce potential random error.

Best practices for controlling the execution context were applied, ensuring that we are not affected by any unwanted bias [1]. Most importantly, this means keeping the memory address space under control. For security reasons, addresses of the stack, heap and dynamic libraries are often randomized at load time, a technique known as Address Space Layout Randomization [8], [9]. By disabling ASLR, we are able to execute the same program multiple times with identical virtual address spaces. All experiments are conducted under minimal load, disabling frequency scaling to keep the CPU's clock speed fixed, and Hyper-threading (HT) to reduce the possibility for resource contention between threads.²




Figure 1: Memory execution context, assuming a 64-bit process running on a Linux system.

III. 4K Address Aliasing

Modern processors are *superscalar*, and achieve parallelism by issuing multiple instructions simultaneously and out of order. One of the issues that can limit throughput is dependencies between a load and previous stores. To increase parallelism, modern architectures use a technique called *memory disambiguation* to execute memory operations out of order [10]. Loads are issued *speculatively*, based on a prediction on whether it will conflict with a previous store that is not yet retired. The prediction is later verified, replaying any instructions that were wrongly assumed to have no dependencies. Similarly, if the load and store locations are the same, the value can be *forwarded* from the store before it retires.

While optimizations such as these are good on the average case, there are corner cases. In particular, an event known as "4K aliasing" can occur when the memory addresses of a store followed by a load differ by a multiple of 4096 bytes. In these cases, the memory order subsystem generates *false* dependencies, causing the load to be reissued. The number of times this happens can be counted by the following event:

LD BLOCKS PARTIAL.ADDRESS ALIAS.

"Counts the number of loads that have partial address match with preceding stores, causing the load to be reissued." [11, B.3.4.4]

This event is listed in the manual for microarchitectures going back to "Nehalem", including "Ivy Bridge" and "Haswell" CPUs [5]. Older architectures such as Core do not have this particular event listed, but 4K aliasing is covered by a more general event:

LOAD BLOCKS.OVERLAP STORE.

"Loads that partially overlap an earlier store, or 4-Kbyte aliased with a previous store." [5, Table 19-17]

As address aliasing depends on the memory addresses of loads and stores, any environmental factor that affects memory layout has the potential to induce aliasing

 $^{^1\}mathrm{Because}$ perf-stat itself adds a few variables, the environment will never be completely empty.

 $^{^2{\}rm Some}$ PMU events also require HT to be turned off, or produce inaccurate results with HT enabled.

```
static int i, j, k;
int main() {
   int g = 0, inc = 1;
   for (; g < 65536; g++) {
       i += inc;
       j += inc;
       k += inc;
   }
   return 0;
}</pre>
```

Figure 2: Microkernel first presented by Mytkowicz *et al.*[1], showing bias to environment size.

conditions. In the following sections, we show how performance penalties from address aliasing can be the root cause of measurement bias.

IV. BIAS FROM ENVIRONMENT SIZE

System environment variables contain strings like the name of the logged in user, home directory, shell state, and various other settings. As a source of bias, it is not the environment variables themselves that are important, but rather the effect their total size has on the position and alignment of the stack. Environment variables and program arguments are allocated in the stack section of virtual memory, close to the upper address 0x7fff'fffffff³ and before the first call frame. Figure 1 shows this layout. Changing environment variables will offset the location of the stack, and consequently all stack allocated variables. After this offset, the stack is aligned to a 16 byte boundary on x86 64 Linux systems. Within a span of 4096 bytes there are thus 256 possible initial addresses, each representing a different execution context with respect to address aliasing.

A. Microkernel Analysis

To illustrate how address aliasing can cause bias, we revisit the example first presented by Mytkowicz et al. [1], a small C program reproduced here in Figure 2. This example is interesting for several reasons; the bias effects are significant and easily reproducible, while the code itself is simple and straightforward to analyze. Still, no satisfactory explanation as to what actually causes bias was given in the original paper. The following data and analysis of this program are from the "Haswell" configuration in Table I.

Performance counter measurements of cycle counts over 512 different environment sizes are shown in Figure 3. Every 16 byte increment of environment size is measured, covering two 4K periods of initial stack addresses. The code is compiled with GCC using no

Table II: Events with significant correlation to cycle count.

Performance counter	Median	Spike
ld_blocks_partial.address_alias	137	327,871
cpu_clk_unhalted.thread_p	$692,\!686$	825,311
uops_executed_port.port_0	240,248	106,477
uops_executed_port.port_1	249,016	100,913
uops_executed_port.port_2	336,768	345,932
uops_executed_port.port_3	358,848	356,919
uops_executed_port.port_4	280,766	276,036
uops_executed_port.port_5	251,631	121,517
uops_executed_port.port_6	234,337	178,586
uops_executed_port.port_7	137,428	130,325
resource_stalls.any	274,373	406,364
resource_stalls.rs	272,371	135,567
cycle_activity.cycles_ldm_pending	590,879	718,973
cycle_activity.stalls_l2_pending	465,205	490,004

optimization; any optimization would likely disregard most of the function as redundant, reducing it to return zero immediately.

There are clearly two worst cases, indicated by significant spikes at the 3184 and 7280 byte offsets. We sampled an extensive set of performance counters in addition to cycle count for each execution context. To analyze the bias effects at these points, we calculate the median value of each counter over all contexts, and compare that to the two extreme cases. Going through the list of events, we selected the set that had the highest correlation with cycle count⁴. Table II shows numerical counter values for the first spike, compared to the median values. Event counts on the second spike are almost identical to the first, and omitted for brevity.

The most distinctive change from the median is the number of alias events. This counter reports close to zero except exactly at the two spikes, where it reaches upwards of 320,000. The results show a high number of resource stalls and pending memory loads when the spikes occur, which is consistent with address aliasing issues. On the other end we get a much lower number of reservation station (RS) stalls in the aliasing case, with a reduction from around 272,000 to 136,000. The reservation station buffers micro-ops for scheduling to the execution units, and a stall event means that there are no free slots available [5, Table 19-2]. We attribute fewer stalls in the aliasing case to less contention on the reservation station, relating to the overall decrease in the number of micro-ops executed per port, as all but one of the 8 execution ports perform fewer operations in parallel. Note that the number of micro-ops retired overall does not change. The memory disambiguation system automatically assumes dependency between a load and a previous store that are aliased, which can limit the potential for issuing many instructions simultaneously and out of order [11, Page 2-20]. In our case, lower

 $^{^3}$ Modern processors do not actually use the full 64-bit space, only the low order 47 bits are used for addressing memory.

⁴Some correlating performance events are omitted; for example bus-cycles, which will naturally vary with total cycle count.




Figure 3: Bias from environment size for microkernel. Measured average of 10 cycle count samples for 512 different environments. Spikes show aliasing case, occurring once for each 4K period.

occupation of execution ports, and less pressure on the reservation station, can be explained by the CPU not being able to issue more operations while waiting for an aliased memory access to be resolved.

The cycles_ldm_pending and stalls_l2_pending numbers are interesting, as they are related to the memory and cache system. However, this program uses only 2 cache-lines, except for the initial startup. Using the L1 hit and miss counts also revealed that the L1 load hit rate is 99.3% and store hit rate is $\sim 100\%$. These events do not indicate a cache hit rate issue, but are probably due to having to wait for aliased writes to be retired and committed to cache.

Performance counter data clearly points to address aliasing as the underlying explanation, so the next step is to see exactly which memory accesses are aliasing. Memory layout of static data is decided at compile time, and we find the addresses to be &i=0x60103c, &j=0x601040, and &k=0x601044 by reading the ELF symbol table. Carefully crafted assembly code was used to capture the runtime addresses of g and inc. From the output at each spike, we found the addresses to be &g=0x7fffffff6038, &inc=0x7fffffff603c, and &g=0x7fffffffd038, &inc=0x7fffffffd03c, respectively. Notice the common suffix 0x03c between inc and i, which is the aliasing pair.

B. Other Architectures

While we show the analysis only for "Haswell", the same approach gave similar results for all the CPUs we tested. Figure 4 shows cycle count plots for "Core", "Nehalem" and "Ivy Bridge", revealing the same alias behavior. On the older "Core" architecture, load_-blocks.overlap_store is used to indicate address aliasing. Notably, this event was also found to be significant in the original paper, where the authors used a similar setup [1]. We were able to verify that partial address

overlap was occurring at the same time this event is spiking, concluding that address aliasing must be the underlying explanation. Still, this only explains part of what is shown in Figure 4, as there seems to be yet another bias effect at every fourth environment increment. These smaller spikes correlate with the performance event load_blocks.std, which is described as "loads blocked by a preceding store with unknown data" [5, Table 19-17]. We were only able to observe this effect on this particular architecture, and did not investigate it further.

Results for the "Nehalem" and "Ivy Bridge" architectures are more uniform, with large spikes only at the aliasing environment configuration. It is clear that this issue exists for a wide range of Intel microarchitectures.

V. BIAS FROM HEAP ALLOCATION

Address aliasing can be caused by conflicting pairs of load and store operations to any part of memory. In the previous section, we saw collisions between static data and the stack, observing bias from external conditions that affected addresses of automatic variables. Most dynamic memory is allocated on the *heap*, which is managed by an *allocator*. A heap allocator is responsible for managing dynamic memory, and ultimately assigns the actual addresses of heap allocated variables at runtime. Heap allocation routines such as malloc and free are typically dynamically linked, for example as part of glibc. The particular library used therefore constitutes an important part of the execution context, as linking to a different library, or a library with some alternative configuration, can impact heap addresses at runtime.

A. Memory Allocators and Alias

Acquiring dynamic memory at runtime is usually handled by a variant of malloc. Depending on the particular request and allocator used, the returned value will either




Figure 4: Microkernel experiment on the "Core", "Nehalem" and "Ivy Bridge" microarchitectures.

point to the "regular" heap, or to a memory mapped area.

- The *heap* is marked by a break point representing the end of uninitialized data in virtual memory, and more space is requested by the brk or sbrk system calls.
- The mmap system call is used to map file descriptors to virtual memory. Anonymous mappings, i.e. buffers not backed by a file, can be used for general purpose allocations.

The allocator included as part of glibc uses both mechanisms, choosing which based on the size of the request [12]. Small sizes are generally allocated on the heap, while larger allocations tend to be memory mapped.

The heap section starts at a low address right above static code and data, while memory mapped chunks are

Table III: Addresses returned by different heap allocators when allocating pairs of equally sized buffers. Equal three digit suffix indicate an aliasing pair.

	5,120 B	1,048,576 B
glibc (ptmalloc)	0x602010	0x2aaaaaaaf6010
	0x603420	0x2aaaab096010
tcmalloc	0xe0e000	0xe0e000
	0xe10800	0xf0e000
jemalloc	0x2aaaabc0e000	0x2aaaabc06000
	0x2aaaabc10000	0x2aaaabd06000
Hoard	0x2aaaaab00070	0x2aaaaab00070
	0x2aaaaab02070	0x2aaaabf40070

placed towards the upper end of the virtual address space, closer to the stack (see Figure 1). Whether a request is served by the heap or by memory mapping can be determined by looking at the pointer values returned; addresses in the regular heap are several orders of magnitude smaller than pointers returned by mmap. This distinction is unimportant for application developers, as everything is conceptually the same "heap". However, mmap has an interesting property in that allocations will always be page aligned. The page size is usually 4096 bytes, meaning addresses returned by mmap will always alias.⁵

Table III illustrates how using a different allocator can affect potential aliasing between heap pointers.⁶ ⁷ We observe the addresses of two equally sized buffers allocated with malloc, for different size parameters. In addition to glibc, where the heap allocator is called *ptmalloc*, we look at the following alternatives:

- 1) Thread-Caching Malloc (temalloc) by Google [13].
- 2) jemalloc, originally developed for FreeBSD [14].
- 3) Hoard [15].

All of the above focus heavily on performance in multithreaded environments. Heap allocation is inefficient in that all threads share the same address space, leading to a high potential lock contention on memory accesses. Here, we only look at behavior for a single thread, and whether the addresses returned alias or not.

We see that glibc and temalloc utilize the normal heap area for smaller allocations, returning numerically low addresses. Interestingly, jemalloc and Hoard appear to never use the heap, but allocate to memory mapped areas even for smaller requests. Conversely, temalloc seem manage only the heap. We also find an example where one allocator yields aliasing buffers while another

 $^{^5}$ glibc's version of malloc adds 16 bytes of metadata at the beginning, therefore every memory mapped address ends with 0x010.

 $^{^6 \}mathrm{Switching}$ allocator was done by setting the LD_PRELOAD environment variable.

 $^{^7\}mathrm{Memory}$ mapped addresses starting with the 0x2aa... prefix is an artifact of using make to generate results. Executing the test program from bash directly result in 0x7fff... prefixes. This difference is not important to our discussion.

```
static float k[5] = {0.1, 0.25, 0.3, 0.25, 0.1};

void conv(int n, const float *in, float *out) {
   int i, j;
   for (i = 2; i < n - 2; ++i) {
      out[i] = 0;
      for (j = 0; j < 5; ++j) {
        out[i] += in[i-2+j] * k[j];
      }
   }
}</pre>
```

Figure 5: Basic implementation of convolution with a fixed kernel, ignoring endpoints for simplicity. This program is highly sensitive to aliasing between input and output arrays.

does not. Allocating 2×5120 bytes returns aliasing pointers for jemalloc and Hoard, but not with glibc or temalloc. Given that these results are deterministic (with ASLR disabled), it is possible to construct programs with significant bias towards one or the other allocator. Even with ASLR enabled, pointers returned by mmap must still be page aligned. This means that addresses returned by allocators using this mechanism directly will always alias, giving a deterministic execution context considering only the address suffix.

B. Aligned Sequential Access

Many functions operate in a "sliding window" fashion; reading and writing to different buffers in some loop construction. This type of access pattern is potentially vulnerable to 4K aliasing, where the worst case will be when the read and write pointer addresses are aliased, continuously generating false conflicts. As an example of this, consider a simple implementation of convolution shown in Figure 5. The performance of this program greatly depends on the address alignment of each buffer, favoring memory addresses that are not closely aligned on the last 12-bits.

We use an input size of $n = 2^{20}$ (4 MiB in memory for each array), which results in glibc's heap allocator always choosing mmap to serve requests. By default, even with address randomization enabled, both input and output will have start addresses with the same address suffix of 0x010. To analyze performance for different addresses, we manually insert padding to control the address of one of the arrays. This is accomplished by requesting a bit more memory, and use pointer arithmetic to offset the pointer past the aligned baseline. Controlling the offset parameter, we can create environments where the address suffixes differ by any desired number of bytes. Allocating and managing these buffers at startup takes a non-negligible amount of work, but the overhead can be masked by repeatedly invoking the convolution kernel in a loop. Repeated invocation will also even out performance by warming up the cache. An estimate of the actual cost of a single invocation can be calculated by the following formula:

$$t_{\text{estimate}} = \frac{t_k - t_1}{k - 1}$$

Time spent on a single invocation is subtracted from the estimate to mask initialization time. We choose k=11, effectively getting the average over 10 iterations. In addition, performance counter measurements are averaged over 10 samples using the repeat mechanism of perf.


Figure 6 illustrates how the convolution kernel behaves for increasing offsets between the heap addresses (modulo 4096), clearly indicating a relationship between address aliasing events and cycles executed. An offset of zero is the default behavior for this program when using malloc and moderately large inputs. For both optimization levels 2 and 3, this is close to worst case performance. The differences in cycles executed is significant, with around 1.7x speedup for O2 and as much as 2x speedup for O3 on increasing relative offset.

More detailed performance counter data is presented in Table IV, where we show the subset that correlates best with the cycle count. The numbers are for the level 2 optimization case, which we choose to study in more detail. However, the performance data are similar between the two data sets, with a couple of events that stand out:

- A high number of resource stalls for the default alignment, which is reduced substantially together with increasing offsets.
- A high number of cycles with memory loads pending, indicating that the pipeline is stalled waiting for load operations to resolve.
- Changes to the number of micro-ops executed for certain ports.

Interestingly, small address offsets incur a substantial increase in operations issued on port 0 for the O2 case. On "Haswell", this port handles various ALU operations, and branching together with port 6 [11, Figure 2.1]. As there are also variations in the number of branch instructions executed, it appears that these counters together show that certain branches are being re-issued. Unlike the microkernel in section IV-A, the micro-ops executed and RS stall counts drop together with aliasing events. Speculation is possible in this kernel, as there are many independent store addresses. However, false dependencies will limit the amount of speculation, making the CPU incorrectly discard executed instructions. This can explain the inverted behavior compared to the microkernel, where the store addresses were fixed between loop iterations.

It is worth noting that most cache related metrics do *not* stand out in this experiment. For cycles_ldm_pending and stalls_l2_pending, we see similar behavior to






Figure 6: Cycle- and alias counts for different offsets between input and output arrays in convolution kernel from Figure 5, input size $n = 2^{20}$.

Table IV: Relevant performance counters and correlation (r) with cycle count for optimization O2. Estimated cost accounting for constant overhead.

Performance counter	r	0	2	4	8
ld_blocks_partial.address_alias	1.00	12,145,292	13,284,521	2,365,416	55,708
cpu_clk_unhalted.thread_p		19,911,654	20,979,715	12,483,429	11,852,757
offcore_requests_outstanding.demand_data_rd		260,554,661	259,000,404	153,807,128	131,547,189
offcore_requests_outstanding.all_data_rd	0.91	142,993,699	101,601,131	86,517,306	72,907,030
br_inst_exec.cond.notaken	0.96	1,048,515	1,049,248	877,345	810,971
br_inst_exec.all_branches	0.96	6,294,410	6,292,251	6,129,940	6,033,809
uops executed port.port 0	1.00	17,627,202	18,503,555	7,049,536	6,569,198
uops executed port.port 6	0.99	10,781,884	11,014,683	9,728,002	9,287,286
resource stalls.any		8,312,221	9,161,506	919,717	282,612
resource stalls.rs		8,285,878	9,005,145	917,485	281,160
cycle activity.cycles ldm pending		19,810,652	20,700,085	12,465,608	11,825,649
cycle_activity.stalls_l2_pending	0.98	5,456,418	5,597,398	248,265	304,801

the microkernel analysis in section IV-A. These events can be explained by pipeline stalls waiting for aliasing store operations to be retired. The L1 hit rate also remains stable across all offsets, and only a negligible number of memory accesses actually miss L1. On the other hand, we see a fairly strong correlation between cycle count and outstanding offcore requests. These events count the number of outstanding loads to memory outside the processor core each cycle. Since we do not see any significant number of L1 misses, the correlation to outstanding loads is probably a result of stalling and more cycles executed.

Overall, we conclude that the resource stalling is causing the slowdown, ultimately generated by false dependencies from address aliasing. We do not attempt to pinpoint exactly which access generates these conflicts, but at a high level the CPU falsely assumes dependencies between in[i] and out[i]. By manually adjusting the address alignment of one of these buffers, cycle count can be reduced by as much as 50%.

VI. ALIASING IN REAL APPLICATIONS

To investigate how real world applications can be impacted by aliasing, we look at low level numerical applications. Basic Linear Algebra Subroutines (BLAS) is the de facto standard API for high performance dense linear algebra routines, with several heavily optimized implementations available [16].

We look at three different publicly available libraries; libblas, libatlas, and libopenblas [17], [18]. We ran our bias analysis on the level 2 procedure cblas_dgemv, which computes the matrix-vector product $\boldsymbol{y} = \alpha \operatorname{op}(A) \boldsymbol{x} + \beta \boldsymbol{y}$ for double sized numbers. In this equation, α and β are constants, and $\operatorname{op}(A)$ is an optional transpose or complex conjugate of the matrix. We set $\alpha = 1$, $\beta = 0$ and $\operatorname{op}(A) = A$ to reduce the formula to $\boldsymbol{y} = A\boldsymbol{x}$. Denote the matrix size as $M \times N$, making \boldsymbol{x} of length N and \boldsymbol{y} of length M.

Each of the structures A, x and y represent different locations in memory, and their addresses are part of the execution context. We use mmap with manually added offsets to control the location of each of these buffers. From our experiments, we found that the memory address offset of vector \boldsymbol{y} compared to matrix A is the most important with respect to the number of alias events. For the results presented here, we set A = I (identity matrix) and $\boldsymbol{x} = [0, 1, 2, ..., N-1]$, with parameters




Figure 7: Performance of cblas_dgemv for different BLAS packages, measuring cycles executed and address alias events for varying relative address offset between matrix A and vector y. Each sample point represents an increment of 16 bytes, or 0x10.

M=N=1024. Address suffixes of A and x are fixed to 0x000, while performance events are sampled for increasing address offset of y, starting at a baseline of 0x000. The experiment was run on the "Haswell" setup, with Hyper-Threading enabled. In an attempt to isolate the cost of a single cblas_dgemv invocation, we use the estimation approach described in Section V to subtract the constant overhead from heap allocation and initialization.

Cycles executed and alias events for each library are shown in Figure 7. Each implementation behaves differently, but in all cases we identify a significant amount of aliasing. The diagrams can be understood the same way as for the convolution example; partial address overlap occur when the address suffix delta of A and y is close to zero. Libblas generates the most distinct pattern, with a clear spike for address deltas between 0x10 and 0x60. Correlation between cycles and address aliasing were 95% for libblas, 81% for libatlas and 45% for libopenblas.

We do not go into a more detailed analysis of the raw performance data here, but note that we see many of the previously discussed events stand out, such as execution port occupancy, resource stalls, branch instructions executed, offcore requests, and ldm pending. Especially for the libblas case, results are similar to what we saw for the convolution kernel.

Our results show that address aliasing can indeed occur in real, and already highly optimized applications. The amount of *bias* this creates with respect to number of cycles executed is not as clear in all cases, but at least for libblas we are confident in claiming that aliasing is indeed causing a performance degradation.

VII. Address Aliasing Mitigation Techniques

Performance penalties caused by address aliasing can be significant, creating bias towards certain memory layouts. However, with an understanding of the underlying mechanism that causes bias, the effects can be predicted, and to some extent eliminated in software. In addition to controlling bias in experimental setups, avoiding alias issues is also necessary for achieving optimal performance. This opens up new avenues to explore, for example in making more intelligent architecture aware compiler optimizations, or use of automatic performance tuning to avoid suboptimal memory layouts. Some principles are also more directly applicable, and we identify the following relevant optimization techniques:

A. Mark buffers with restrict

In our convolution kernel implementation, the compiler has to account for the fact that input and output pointers might alias, or that the buffers partially overlap. This limits the extent to which generated code can keep data in registers without updating the values from memory, as a write to one buffer could potentially invalidate a cached value from the other. The C99 keyword restrict can be used to explicitly tell the compiler that accesses through a pointer do not alias with any others, allowing for more efficient code generation with fewer memory accesses. Applied to our example, the compiler is able to move a store instruction out of the inner loop, reducing the number of stores by more than 80 % and alias events by approximately 10 million on optimization level O2.

B. Use a special purpose allocator

The Intel optimization manual suggests that a special purpose memory allocator could be used to avoid aliasing [11]. However, to our knowledge there are no allocators that specifically try to mitigate aliasing in heap allocated memory. One approach to achieve this could be to apply some heuristic to randomize addresses more, and in particular not always return the same 12 bit suffix for large allocations. The allocator could also accept hints to which buffers are going to be accessed in parallel, for example as an optional argument to a custom version of malloc.

```
#define ALIAS(a, b) \
    ((((long)&a) & Oxfff) == (((long)&b) & Oxfff))

static int i, j, k;

int main() {
    int g = 0, inc = 1;
    if (ALIAS(inc, i) || ALIAS(g, i))
        return main();
    for (; g < 65536; g++) {
        i += inc;
        j += inc;
        k += inc;
    }
    return 0;
}</pre>
```

Figure 8: Modified microkernel that can dynamically detect aliasing case, and avoid it by pushing another stack frame.

C. Adjusting address offsets

In some cases it might help to explicitly control the memory addresses used, for example by requiring fixed relative offset between input and output pointers. For heap allocations, one can exploit that mmap is guaranteed to be page aligned, and use that directly to create specific alignments.

It is also possible to manipulate addresses of automatic (stack allocated) variables. A proof of concept of how alias-free code could be generated for the program discussed in Section IV-A is shown in Figure 8. If the addresses do alias, a branch to an alternative but semantically equivalent code path is performed. Calling the function recursively will effectively allocate a new set of variables further down the stack, and the alias condition is avoided.

Even though this particular solution is impractical, it proves the possibility for compilers, as well as programmers, to take measures to account for address aliasing.

VIII. RELATED WORK

Measurement bias and observer effect in performance analysis has been studied in detail by Mytkowicz et al. [2], [19]. The authors introduce environment variables and link ordering as examples of external bias triggers, showing how standardized SPECint benchmarks suffer from measurement bias when trying to evaluate the effectiveness of O3 over O2. Strategies for detecting bias through causal analysis and randomization of experimental setups is introduced. The microkernel we analyzed is taken from a followup paper by the same authors, where it is used as an example of how environment size can cause bias [1].

Many different approaches have been explored in order to take performance counter data and processor intrinsics into account for optimization. Knights *et al.* introduce "blind" optimization, treating the underlying hardware as a black box and use search over variant spaces [3]. Their space of variants consist of different position and alignment for each function and global variable, in principle exploring the different configurations possible by altering link order. Others have used machine learning to classify performance counter data, recognizing patterns or pathologies in measurements to identify optimization opportunities [20]. The authors of MAO present a framework for extending compilers to provide very low level microarchitectural assembly optimization, using rules, pattern matching, and random insertion of nop-instructions to discover optimal assembly outputs [21].

IX. CONCLUSION

We have shown how address aliasing affects program performance under different memory contexts, and how it can explain certain cases of measurement bias. False conflicts occur from speculatively executing memory operations out of order, when considering only the last 12 address bits to resolve conflicts between a load and previous store. This effect is observed on Intel platforms, ranging from "Core" to "Haswell" microarchitectures.

In general, any change to how data is laid out in memory can potentially introduce bias effects from address aliasing. Analyzing an example with bias to environment size, we determined that collisions between automatic variables and static data resulted in aliasing for certain stack positions. Aliasing conditions were triggered because variations in environment size offset the virtual addresses of stack allocated variables.

Dynamically allocated data is controlled by heap allocators, which we show is another source of bias. Comparing four different libraries, we show that most implementations tend to favor page alignment for larger requests. This means that structures such as vectors and matrices are likely to alias by default, which can be worst case scenarios for many algorithms.

We analyze an example with up to 2x variation in cycle count between different heap alignments, showing that address aliasing can have a significant performance impact. We are able to identify instances of alias issues in matrix-vector multiplication routines for different BLAS libraries, showing that this effect also appears in real, performance critical code.

We show how techniques like padding of variables and alternative alias-free code paths can be used to avoid aliasing at runtime. For heap address aliasing especially, we find that manual intervention can be required in order to achieve optimal performance. Our results can inspire more clever optimizations and heuristics taking address aliasing effects into account, as the potential performance improvements can be substantial.

ACKNOWLEDGMENT

This work is derived from a Master's thesis project supervised by Anne Cathrine Elster and Rune Erlend Jensen, looking at sources of measurement bias on the Intel "Ivy Bridge" microarchitecture [22].

References

- [1] T. Mytkowicz, A. Diwan, M. Hauswirth, and P. F. Sweeney, "Producing wrong data without doing anything obviously wrong!" in Proceedings of the 14th International Conference on Architectural Support for Programming Languages and Operating Systems, ser. ASPLOS XIV. New York, NY, USA: ACM, 2009, pp. 265–276.
- [2] T. Mytkowicz, P. F. Sweeney, M. Hauswirth, and A. Diwan, "Observer effect and measurement bias in performance analysis," University of Colorado, Tech. Rep. CU-CS-1042-08, Jun. 2008.
- [3] D. Knights, T. Mytkowicz, P. F. Sweeney, M. C. Mozer, and A. Diwan, "Blind optimization for exploiting hardware features," in Proceedings of the 18th International Conference on Compiler Construction: Held as Part of the Joint European Conferences on Theory and Practice of Software, ETAPS 2009, ser. CC '09. Berlin, Heidelberg: Springer-Verlag, 2009, pp. 251–265.
- [4] P. J. Mucci, S. Browne, C. Deane, and G. Ho, "Papi: A portable interface to hardware performance counters," in *Proceedings of the Department of Defense HPCMP* Users Group Conference, 1999, pp. 7–10.
- [5] Intel[®] 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide, Part 2, Intel Corporation, Feb. 2014.
- [6] V. M. Weaver and S. A. Mckee, "Can hardware performance counters be trusted?" in *Proceedings of the IEEE International Symposium on Workload Characterization*, IISWC, Sep. 2008, pp. 141–150.
- [7] W. Mathur and J. Cook, "Improved estimation for software multiplexing of performance counters," in 13th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS 2005), 27-29 September 2005, Atlanta, GA, USA. IEEE Computer Society, 2005, pp. 23-34.
- [8] Pax. (2003, Mar.) Address space layout randomization. [Online]. Available: http://pax.grsecurity.net/docs/aslr.
- [9] S. Bhatkar, D. C. DuVarney, and R. Sekar, "Address obfuscation: An efficient approach to combat a board range of memory error exploits," in *Proceedings of the* 12th Conference on USENIX Security Symposium - Volume 12, ser. SSYM'03. Berkeley, CA, USA: USENIX Association, 2003, pp. 8–8.
- [10] J. Doweck, "White paper: Inside Intel® Core $^{^{\mathrm{TM}}}$ microarchitecture and smart memory access," Intel Corporation, 2006.

- [11] Intel[®] 64 and IA-32 Architectures Optimization Reference Manual, Intel Corporation, Mar. 2014.
- [12] S. Loosemore, R. M. Stallman, R. McGrath, A. Oram, and U. Drepper. (2014) The gnu c library reference manual. [Online]. Available: http: //www.gnu.org/software/libc/manual/pdf/libc.pdf
- [13] S. Ghemawat and P. Menage. (2007, Feb.) Tcmalloc: Thread-caching malloc. [Online]. Available: http://google-perftools.googlecode.com/svn/ trunk/doc/tcmalloc.html
- [14] J. Evans. (2006, Apr.) A scalable concurrent 'malloc(3)' implementation for freebsd. [Online]. Available: http://people.freebsd.org/~jasone/jemalloc/bsdcan2006/jemalloc.pdf
- [15] E. D. Berger, K. S. McKinley, R. D. Blumofe, and P. R. Wilson, "Hoard: A scalable memory allocator for multithreaded applications," SIGPLAN Not., vol. 35, no. 11, pp. 117–128, Nov. 2000.
- [16] L. S. Blackford, J. Demmel, J. Dongarra, I. Duff, S. Hammarling, G. Henry, M. Heroux, L. Kaufman, A. Lumsdaine, A. Petitet, R. Pozo, K. Remington, and R. C. Whaley, "An updated set of basic linear algebra subprograms (blas)," *ACM Trans. Math. Softw.*, vol. 28, no. 2, pp. 135–151, 2002.
- [17] R. C. Whaley and J. J. Dongarra, "Automatically tuned linear algebra software," in *Proceedings of the 1998* ACM/IEEE conference on Supercomputing (CDROM), ser. Supercomputing '98. Washington, DC, USA: IEEE Computer Society, 1998, pp. 1–27.
- [18] Q. Wang, X. Zhang, Y. Zhang, and Q. Yi, "Augem: Automatically generate high performance dense linear algebra kernels on x86 cpus," in Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis, ser. SC '13. New York, NY, USA: ACM, 2013, pp. 25:1–25:12.
- [19] T. Mytkowicz, A. Diwan, M. Hauswirth, and P. F. Sweeney, "We have it easy, but do we have it right?" in 22nd IEEE International Symposium on Parallel and Distributed Processing, IPDPS 2008, Miami, Florida USA, April 14-18, 2008, 2008, pp. 1-7.
- [20] W. Yoo, K. Larson, L. Baugh, S. Kim, and R. H. Campbell, "Adp: Automated diagnosis of performance pathologies using hardware events," in *Proceedings of the 12th ACM SIGMETRICS/PERFORMANCE Joint International Conference on Measurement and Modeling of Computer Systems*, ser. SIGMETRICS '12. New York, NY, USA: ACM, 2012, pp. 283–294.
- [21] R. Hundt, E. Raman, M. Thuresson, and N. Vachharajani, "Mao an extensible micro-architectural optimizer," in *Proceedings of the 9th Annual IEEE/ACM International Symposium on Code Generation and Optimization*, ser. CGO '11. Washington, DC, USA: IEEE Computer Society, 2011, pp. 1–10.
- [22] L. K. Melhus, "Analyzing contextual bias of program execution on modern cpus," Master's thesis, Norwegian University of Science and Technology, 2013.