STM32F3 GPIOs


Cuauhtémoc Carbajal ITESM CEM

06/02/2014




- STM32 F3Discovery board demonstration
- STM32F3Discovery-Based Quadcopter

STM32F303VCT6 Pinout



What's on the STM32F3DISCOVERY?



STM32F303VCT6:

 This ARM Cortex-M4 32-bit MCU with FPU has 256 KB Flash, 48 KB SRAM, 4 ADCs, two DAC channels, seven comparators, four PGAs, 13 timers, 2.0-3.6 V operation.


MEMS:

- LSM303DLHC: E-compass/accelerometer
- L3GD20: Gyroscope

Extension connectors:

- GPIOs are available on these connectors.
- When using the GPIO pins, care must be taken for avoiding conflict with existing connections.

LEDs and User Button




STM32F303 MCU pin description versus board function

	MCU pin						В	oard f	unctio	on				
Main function	Alternate functions	LQFP100 pin num.	LSM303DLHC	L3GD20	Pushbutton	CED	SWD	nsB	280	Free I/O	Power supply	CN3	Ы	P2
воото		94												19
NRST		14			RESET		NRST					5	4	
PAo	TIM2_CH1_ETR, G1_IO1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TM8_ETR	23			USER								12	
PA1	TIM2_CH2, G1_JO2, USART2_RTS, TIM15_CH1N	24											9	
PA2	TIM2_CH3, G1_IO3, USART2_TX, COMP2_OUT, TIM15_CH1, AOP1_OUT	25											14	
PA3	TIM2_CH4, G1_JO4, USART2_RX, TIM15_CH2	26											11	
PA4	TIM3_CH2, G2_IO1, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK	29											16	
PA5	TIM2_CH1_ETR, G2_IO2, SPI1_SCK	30		SCL/SPC									15	

It is highly recommended to use only those pins which are listed as "Free I/O."

Bus matrix



Bus Matrix and Busses **FLTIF FLASH IBus** RAM CORTEX-M4 DBus CORE **3us Matrix** TIM[1,8,15,16,17] AHB2 GPIO[A:F] SPI1 **SBus** USART1 SPI1 AHB3 ADC[1:2] FXTI DMA1 COMP $f_{CLK} \le 72MHz$ **OPAMP** SYSCFG Bridge2 APB2 f_{CLK} ≤ 72MHz DMA2 AHB1 $f_{CLK} \le 36MHz$ TIM[2,3,4,6,7] Bridge 1 APB1 SPI[2,3] USART[2,:3] **UART[4:5]** $f_{\text{TIM}[2:7] \text{ CLK}} = 2 * f_{\text{APB1CLK}}$ 12C[1,2] (STM32F3 Microcontroller CAN TSC Datasheet, page 17) USB **CRC** DAC **RCC IWDG WWDG** AHB[1;3]: Advanced High-performance Bus RTC APB: Advanced Peripheral Bus RCC: Reset and Clock Control STM32F3 Microcontroller Reference Manual, pages 41-44


GPIO functional description

Subject to the specific hardware characteristics of each I/O port, each port bit of the general-purpose I/O (GPIO) ports can be individually configured by software in several modes:

this session

- Digital Input
- Digital Output
- Alternate function
- Analog

Basic structure of a standard I/O port bit



Memory map and peripheral register boundary addresses (partial)

Bus	Boundary address	Size (bytes)	Peripheral
	0x4800 1400 - 0x4800 17FF	1 K	GPIOF
	0x4800 1000 - 0x4800 13FF	1 K	GPIOE
AHB2	0x4800 0C00 - 0x4800 0FFF	1 K	GPIOD
AHBZ	0x4800 0800 - 0x4800 0BFF	1 K	GPIOC
	0x4800 0400 - 0x4800 07FF	1 K	GPIOB
	0x4800 0000 - 0x4800 03FF	1 K	GPIOA
AHB1	0x4002 1000 - 0x4002 13FF	1 K	RCC

RCC: Reset and clock control

GPIO registers

 $x = \{A, B, ... F\}$

	Register		Offset
sters	GPIO port mode	GPIOx->MODER	0x00
onfiguration registers	GPIO port output type	GPIOx->OTYPER	0x04
guratic	GPIO port output speed	GPIOx->OSPEEDR	0x08
config	GPIO port pull-up/pull-down	GPIOx->PUPDR	0x0C
	GPIO port input data	GPIOx->IDR	0x10
	GPIO port output data	GPIOx->ODR	0x14
	GPIO port bit set/reset	GPIOx->BSRR	0x18
	GPIO port configuration lock	GPIOx->LCKR	0x1C
	GPIO alternate function low	GPIOx->AFRL	0x20
	GPIO alternate function high	GPIOx->AFRH	0x24
	GPIO Port bit reset	GPIOx->BRR	0x28

GPI	OE
#	MODER
±	OTYPER
±	OSPEEDR
±.	PUPDR
±	-IDR
±	ODR
±	BSRR
±	LCKR
±	AFRL
±	AFRH
<u>+</u>	BRR

Port bit configuration table

MODER(i) [1:0]	OTYPER(i)		EDR(i) 3:A]		DR(i) :0]	I/O confi	iguration		
	0			0	0	GP output	PP		
	0			0	1	GP output	PP + PU		
	0			1	0	GP output	PP + PD		
01	0	SP	EED	1	1	Reserved			
01	1	[E	3:A]	0	0	GP output	OD		
	1			0	1	GP output	OD + PU		
	1			1	0	GP output	OD + PD		
	1			1	1	Reserved (GP ou	itput OD)		
	0			0	0	AF	PP		
	0			0	1	AF	PP + PU		
	0			1	0	AF	PP + PD		
10	0	SP	EED	1	1	Reserved			
10 1	1	[8	3:A]	0	0	AF	OD		
	1			0	1	AF	OD + PU		
	1			1	0	AF	OD + PD		
	1			1	1	Reserved			
	х	х	х	0	0	Input	Floating		
00	х	х	х	0	1	Input	PU		
00 1	х	х	х	1	0	Input PD			
	х	х	х	1	1	Reserved (input f	loating)		
	х	х	х	0	0	Input/output	Analog		
11	х	х	х	0	1				
''	х	х	x	1	0	Reserved			
	х	х	х	1	1				

GP = general-purpose

PP = push-pull

PU = pull-up

PD = pull-down

OD = open-drain

AF = alternate function

MODER(i)[1:0]: (i = 0..15)

00: Input mode (reset state)

01: General purpose output mode

10: Alternate function mode

11: Analog mode

OTYPER(i)[0]:

0: Output push-pull (reset state)

1: Output open-drain

OSPEEDR(i)[1:0]:

x0: 2 MHz, low speed

01: 10 MHz, medium speed

11: 50 MHz, high speed

PUPDR(i)[1:0]:

00: No pull-up, pull-down

01: Pull-up

10: Pull-down

11: Reserved

GPIO register map and reset values

Offset	Register	31	30	8	28	27	56	52	24	23	22	21	20	19	18	17	16	15	14	13	12	7	9	n 0	0	9) LC	4	3	2	-	0
0x00	GPIOx_MODER (where x = BF	.MODER15[1:0]		MODER14[1:0]		MODER13(1:0)	fo:: b:::120;;;	MODER19(1:01	ייייסטריי	MODER11[1:0]	[a]	MODED10(1:0)	WODENIO[1:0]	To. Photo Property	. мореня[1:0].	MODE B8[1:0]	[o]o	MODEB71:01	· [o]	MODEBel1:01		. MODER5[1:0].		. MODER4[1:0].		. MODEH3[1:0] .		. MODER2[1:0].	MODER 1(1-0)		MODER0[1:0]	
	Reset value	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0
0x04	GPIOx_OTYPER (where x = AF	Res.	Doe.	601	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	OT15	OT14	OT13	OT12	OT11	OT 0	OT8	OT7	ОТ6	OTS	OT4	OT3	OT2	OT1	ОТО
	Reset value		T	寸										Γ				0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0
0x08	GPIOx_OSPEEDR (where x = AF)	OSPEEDR15[1:0]		OSPEEDR14[1:0]		OSPEEDR13[1:0]		OSDEEDR19(1-01		OSPEEDR11[1:0]		OSDEED B10[1:0]	OSPEEDING I.U.	10000 C	OSPEEDR9(1:0)	OSPEEDB8[1:0]		OSPEEDB7[1:0]	1	OSPEEDB6[1:0]	6	OSPEEDR5[1:0]		OSPEEDR4[1:0]		OSPEEDR3[1:0]		OSPEEDRZ[1:0]	OSPEEDR1[1:0]	00 550	OSPEEDRof1:01	
1 [Reset value	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0
охоС	GPIOx_PUPDR	PUPDR15[1:0].		PUPDR14[1:0]	•	PUPDR13[1:0]		DI IDDR 19[1:0]	י פו פון וכון יפו	PUPDR11[1:0]		[0:1]014000110	roren lollioj.	_	. PUPDH9[1:0]	PUPDR8[1:0]	[o.:]	PUPDR7[1:0]	[a]	PUPDR6[1:0]	Tour bear of	PUPDR5[1:0]	-	PUPDR4[1:0]		PUPDR3[1:0]	2	PUPURZ[1:0]	DI IDDR 101-01	[e::]	PUPDR0[1:0]	-
	Reset value	0 0)	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 (0	0	0	0	0	0	0	0	0

GPIO register map and reset values (continued)

				<u> </u>																													
Offset	Register	31	30	59	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	6	8	7	9	2	4	3	2	-	0
0x10	GPIOx_IDR (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	IDR15	IDR14	IDR13	IDR12	IDR11	IDR10	IDR9	IDR8	IDR7	IDR6	IDRs	IDR4	IDR3	IDR2	IDR1	IDR0
	Reset value																	х	Х	х	х	х	Х	Х	х	Х	х	х	х	Х	х	х	х
0x14	GPIOx_ODR (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	ODR 15	ODR14	ODR13	ODR12	0DR11	ODR10	ODR9	ODR8	ODR7	ODR6	ODRS	ODR4	ODR3	ODR2	ODR1	ODRO
	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x18	GPIOx_BSRR (where x = AF)	BRrs	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BRS	BR4	BR3	BR2	BR1	BRo	BS15	BS14	BS13	BS12	BS11	BS10	BS9	BS8	BS7	BSe	BSS	BS4	BS3	BS2	BS1	BSo
1 [Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1C	GPIOx_LCKR (where x = AF)	Res.	Res.	Hes.	Res.	Hes.	Res.	Res.	Res.	ĽĶ	LCK15	LCK14	LCK13	LCK12	LCK11	LCK10	LCK9	LCK8	LCK7	LCK6	LCKs	LCK4	LCK3	LCK2	LCK1	LCK0							
1 1	Reset value																0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x20	GPIOx_AFRL (where x = AF)	Al	FRL	.7[3:	:0]	A	FRL	.6[3	:0]	Al	FRL	.5[3:	:0]	А	FRL	.4[3	:0]	A	FRL	.3[3:	:0]	Al	FRL	.2[3	:0]	А	FRL	-1[3	:0]	А	FRL	.0[3	:0]
i i	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x24	GPIOx_AFRH (where x = AF)	AF	RH	15[3	3:0]	AF	RH	14[3	3:0]	AF	RH	13[3	3:0]	AF	RH	12[3	3:0]	AF	RH	11[3	3:0]	AF	RH	10[3	3:0]	Al	FRH	19[3	:0]	A	FRH	18[3	:0]
	Reset value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x28	GPIOx_BRR (where x = AF)	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BRs	BR4	BR3	BR2	BR1	BRo
<u> </u>	Reset value																	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

AHB peripheral clock enable register (RCC->AHBENR)



IOPxN


1: GPIOx clock enabled

0: GPIOx clock disabled

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res	Res	ADC34EN	ADC12EN	Res	Res	Res	TSCEN	Res	IOPFE N	IOPEE N	IOPD EN	IOPC EN	IOPB EN	IOPA EN	Res
							rw		rw		rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res	Res	Res	Res	Res	Res	Res	Res	Res	CRCE N	Res	FLITF EN	Res	SRAM EN	DMA2 EN	DMA1 EN
									rw		rw		rw		rw


Exercise: LEDs blinking

 Forever, turn LED6 & LED7 high during 500 ms, then low during 500 ms.



Exercise: LED6 Controlled by a Push Button

If the user PB is pressed then turn LED6 on; else, turn it off.



I/O alternate function selection

- Two registers (GPIOx_AFRL, GPIO_AFRH) are provided to select one of the alternate function inputs/outputs available for each I/O.
- With these registers, you can connect an alternate function to some other pin as required by your application.
 - a number of possible peripheral functions are multiplexed on each GPIO

Alternate functions for GPIOA pins[0:7]

AF n°	Port & Pin Name	AFo	AF1	AF2	AF3	AF4	AF5	AF6	AF7	AF8	AF9	AF10	AF11	AF12	AF13	AF14	AF15
7	PAo		TIM2_ CH1_ ETR		TSC_ G1_IO1				USART2 _CTS	COMP1 _OUT	TIM8_ BKIN	TIM8_ ETR					EVENT OUT
5	PA1		TIM2_ CH2		TSC_ G1_IO2				USART2 _RTS		TIM15_ CH1N						EVENT OUT
6	PA2		TIM2_ CH3		TSC_ G1_IO3				USART2 _TX	COMP2 _OUT	TIM15_ CH1						EVENT OUT
5	РАЗ		TIM2_ CH4		TSC_ G1_IO4				USART2 _RX		TIM15_ CH2						EVENT OUT
6	PA4			TIM3_ CH2	TSC_ G2_IO1		SPI1_ NSS	SPI3_ NSS/ I2S3_ WS	USART2 _CK								EVENT OUT
4	PA5		TIM2_ CH1_ ETR		TSC_ G2_IO2		SPI1_ SCK										EVENT OUT
8	PA6		TIM16_ CH1	TIM3_ CH1	TSC_ G2_IO3	TIM8_ BKIN	SPI1_ MISO	TIM1_ BKIN		COMP1 _OUT							EVENT OUT
8	PA7		TIM17_ CH1	TIM3_ CH2	TSC_ G2_IO4	TIM8_ CH1N	SPI1_ MOSI	TIM1_ CH1N		COMP2 _OUT							EVENT OUT

I/O structure

FT	5 V tolerant I/O
FTf	5 V tolerant I/O, FM+ capable
TTa	3.3 V tolerant I/O directly connected to ADC
TC	Standard 3.3V I/O
В	Dedicated BOOT0 pin
RST	Bidirectional reset pin with embedded weak pull-up resistor

Thank you



STM32 Releasing your creativity