6809/6309 Assembly and Mnemonic Information Compiled and edited by Chris Lomont, www.lomont.org. Version 1.2 May 2007

* denotes 6309 only instruction, ~/~ is cycle counts on 6809/6309, # is bytes, ~ and # can be increased by addressing and other factors, see throughout! prefix opcode with 10, @ prefix opcode with 11, e.g., 18B is opcode 10 BB CCodes condition codes (6809 only for now): * affected, ~ not, ? indeterminate I is interrupt flag: E = bit 7, F=FIRQ bit6, I IRQ bit 4, notes later Indexed cycle counts and byte length may modified by mode

Mnem	I	mmed.		D	irect			Indexe	d	Ex	tende	d	In	heren	ıt	CCodes
	OP	~/~	#	OP	~/~	+	OP	~/~	#	OP	~/~	#	OP	~/~	#	IHNZV
ABX ADCA ADCB *ADCD	89 C9 !89	2 2 5/4	2	99 D9 !99	4/3 4/3 7/5	3	E9 !A9	4+ 4+ 7+/6+	2+	B9 F9	5/4 5/3 8/6	3 3 4	3A	3/1	1	 -*** -***
ADDA ADDB ADDD *ADDE *ADDF *ADDF	8B CB C3 @8B @CB !8B	2 2 4/3 3 3 5/4	2 3 3	9B DB D3 @9B @DB !9B	4/3 4/3 6/4 5/4	2 2 3 3 3	AB EB E3 @AB @EB !AB		2+ 3+ 3+ 3+	FB F3 @BB @FB !BB	5/4 7/5 6/5 6/5	3 3 4 4 4				-*** -*** -***
*AIM	į			02	6		62			72	7	4				į
ANDA ANDB ANDCC *ANDD	84 C4 1C	2 2 3 5/4	2		4/3	2	İ		2+	B4 F4	5/4	3 3 4				**0 **0 ?????
ASLA ASLB *ASLD ASL				08	6/5	2	68	6+	2+	78	7/6	3	48 58 !48	2/1 2/1 3/2	1	
ASRA ASRB *ASRD ASR				07	6/6	2	67	6+	2+	77	7/6	3	47 57 !47	2/1 2/1 3/2	1 2	***
BITA BITB *BITD *BITMD	85 C5 185 @3C	2 2 5/4 4	2		4/3 4/3 7/5		E5	4+ 4+ 7+/6+		F5	5/4 5/4 8/6	3 3 4				**0 **0
CLRA CLRB *CLRD *CLRE *CLRE *CLRF *CLRW CLR				0F	6/5	2	6F	6+	2+	7F	7/6	3	4F 5F !4F @4F @5F !5F	2/1 2/1 3/2 3/2 3/2 3/2 3/2	1 2 2 2	
CMPA CMPB CMPD *CMPD *CMPE *CMPF CMPS CMPU *CMPW CMPX CMPY	81 C1 !83 @81 @C1 @8C @83 !81 8C !8C	2 2 5/4 3 3 5/4 5/4 5/4 4/3 5/4	2 4 3 4 4 4 3	91 D1 !93 @91 @D1 @9C @93 !91 9C !9C	6/4	2 3 3 3 3 3 2	@A1 @E1 @AC @A3 !A1 AC	4+ 7+/6+	3+ 3+ 3+ 3+ 3+ 3+ 2+	F1 !B3 @B1 @F1 @BC @B3 !B1 BC	5/4 5/4 8/6 6/5 6/5 8/6 8/6 7/5 8/6	3 3 4 4 4 4 4 4 4 4				*** *** *** *** *** ***

Mnem	1 :	Immed.		I	Direct		:	Indexe	d	E	ktende	d	Ir	heren	Ė	CCode 5321
	OP	~/~	#	OP	~/~	+	OP	~/~	#	OP	~/~	#	OP	~/~	#	
LSLA/LS	LB/L	SLD/LS	L	Same	as A	SL	+			+						0**
LSRA LSRB *LSRD *LSRW LSR				04	6/5	2	64	6+	2+	74	7/6	3	54 !44 !54	2/1 2/1 3/2 3/2	1 2 2	0**
MUL *MULD	 @8F	28	4	+ @9F	30/29	3	+ @AF	30+	3+	+ @BF	31/30			11/10	1	+*- *-
NEGA NEGB *NEGD NEG				00	6/5	2	60	6+	2+	70	7/6	3	50 !40	2/1 2/1 3/2	1	-?**
NOP	ļ													2/1	1	
*OIM	!			01	6					71	7	4				+ !
ORA ORB ORCC *ORD	8A CA 1A	2	2	9A DA	4/3 4/3 7/5	2	AA EA	4+ 4+	2	BA FA	5/4 5/4 8/6	3 3				**(**(?????
PSHS PSHU *PSHSW *PSHUW	36 !38						+ 			+ 						+
PULS PULU *PULSW *PULUW	37 !39		2				+ 									 ????? ?????
ROLA ROLB *ROLD *ROLW ROL				09	6/5	2	69	6+	2+	79	7/6		59 ! 49 ! 59	2/1 2/1 3/2 3/2	2	**
RORA RORB *RORD *RORW ROR				06	6/5	2	66	6+	2+	76	7/6	3	46 56 !46	2/1 2/1 3/2 3/2	1 1 2	**
RTI				+ 			+ 			+ 				6/17 15/17		
RTS	† 			+ 			+ 			+ 				5/4		+
SBCA SBCB *SBCD	C2	2	2	D2	4/3 4/3 7/5	2	E2	4+	2+	F2	5/2	3				** **
SEX *SEXW				+ 			+ 			 				2/1		

Immed.			Direct				Indexe	_		recirac.	•	ĺ		nherent	
OP	~/~	#	OP	~/~	+	OP	~/~	#	OP	~/~	#	OP			53210 IHNZV
			03	6/5	2	63	6+	2+	73	7/6		53 !43 @43 @53 !53	2/1 2/1 3/2 3/2 3/2	1 2 2 2 2	**0 **0
3C	22/20	2													E????
			!						<u>.</u>						***
			0A	6/5	2	6A	6+	2+	7A	7/6		4A 5A ! 4A @4A @5A ! 5A	2/1 2/1 3/2 3/2 3/2	1 2 2 2	***
@8E	34	4	@9E	36/35	3	@AE	36+	3+	@BE	37/36	4				
			05	6	3	65	7+	3+	75	7	4				+
88 C8	2	2	98 D8	4/3 4/3	2	A8 E8	4+ 4+	2+ 2+	B8	5/4 5/4	3				**0 **0
1E	8/5	2													
												5C ! 4C @4C @5C ! 5C	2/1 3/2 3/2 3/2	1 2 2 2	
			0E	3/2	2	6E	3+	2+	7E	4/3					
			9D	7/6	2	AD	7+/6+	2+	BD	8/7	3				
86 C6 CC @86 @C6	2 2 3 3	2 3 3 3	96 D6 DC @96	4/3 4/3 5/4 5/4	2 2 2 3 3	A6 E6 EC @A6 @E6	4+ 4+ 5+ 5+	2+ 2+ 2+ 3+ 3+	B6 F6 FC @B6 @F6	5/4 5/4 6/5 6/5 6/5	3 3 4 4				**0 **0 **0
!CE CE !86 8E !8E	3 4 3 4	3 4 3 4	DE !96 9E !9E	5/4 6/5 5/4	3 2 3 2	!EE EE !A6 AE	6+ 5+ 6+ 5+	3+ 2+ 3+ 2+	!FE FE !B6 BE	7/6 6/5 7/6 6/5	4 3 4 3				**0 **0 **0
@3D	5	3	 			33	4+ 4+	2+ 2+	 + 			 			 i- i- i-
	3C	3C 22/20 @8D 25 @8B 34 88 2 C8 2 188 5/4 IE 8/5 86 2 CC 3 @86 3 CC 3 CD 5 ICE 4 CE 3 186 4 8E 3	88D 25 3 88E 34 4 1E 8/5 2 86 2 2 2 C6 2 2 C7 2 2 3 2 3 886 3 3 CD 5 5 1CE 4 4 8 2 3 3 186 4 3 3 CD 5 5 1CE 3 3 186 4 8 188 3 3	03 3C 22/20 2 0A 0BD 25 3 @9D 0BE 34 4 @9E 05 88 2 2 98 C8 2 2 D8 1E 8/5 2 0C 0C 0C 0C 0C 0C 0C 0C 0C 0	03 6/5 3C 22/20 2 0A 6/5 @8D 25 3 @9D 27/26 @8E 34 4 @9E 36/35 05 6 88 2 2 98 4/3 C8 2 2 98 4/3 IE 8/5 2 0C 6/5 0E 3/2 9D 7/6 86 2 2 96 4/3 CC 3 3 DC 5/4 CC 3 3 DC 5/4 CD 5 5 IDC 8/7 CE 4 4 IDE 6/5 CE 3 3 DE 5/4 CD 5 5 IDC 8/7 CE 4 4 IDE 6/5 CE 3 3 DE 5/4 CD 5 5 IDC 8/7 CE 4 4 IDE 6/5 RE 3 3 9E 5/4 RE6 4 196 6/5 RE 3 3 9E 5/4 RE6 4 196 6/5 RE 3 3 9E 5/4	03 6/5 2 3C 22/20 2 0A 6/5 2 0BD 25 3 0D 27/26 3 08B 34 4 0PB 36/35 3 05 6 3 88 2 2 98 4/3 2 C8 2 2 D8 4/3 2 C8 2 2 D6 4/3 2 C9 0 5 5 5 D C 8/7 3 C6 3 3 3 0D 5 5/4 2 0C6 3 3 3 DC 5/4 2 0C7 3 3 3 DC 5/4 2 0C8 3 3 DC 5/4 3 C8 4 4 1 DC 6/5 3 C8 4 1 DC 6/5 3 C8 3 3 DC 5/4 3 C8 4 1 DC 6/5 3 C8 4 1 DC 6/5 3 C8 3 3 DC 5/4 3 C8 3 3 DC 5/4 3 C8 4 1 DC 6/5 3 C8 3 3 DC 5/4 3 C9 5 5 DC 8/7 3 C9 6/5 5 DC 8/7 3 C9 6/5 5 DC 8/7 3 C9 6/5 5 DC 8/7 3 C9 7 6/5 5 C9 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	03 6/5 2 63 3C 22/20 2	03 6/5 2 63 6+ 3C 22/20 2	03 6/5 2 63 6+ 2+ 3C 22/20 2	03 6/5 2 63 6+ 2+ 73 3C 22/20 2	03 6/5 2 63 6+ 2+ 73 7/6 3C 22/20 2	03 6/5 2 63 6+ 2+ 73 7/6 3 3C 22/20 2 0 0 0 0 6/5 2 6A 6+ 2+ 7A 7/6 3 @8D 25 3 @9D 27/26 3 @AD 27+ 3+ @BD 28/27 4 @8E 34 4 @9E 36/35 3 @AE 36+ 3+ @BE 37/36 4 05 6 3 65 7+ 3+ 75 7 4 88 2 2 98 4/3 2 A8 4+ 2+ B8 5/4 3 C8 2 2 D8 4/3 2 E8 4+ 2+ F8 5/4 3 1E 8/5 2 0 0 0 6/5 2 6C 6+ 2+ 7C 7/6 3 B8 5/4 4 198 7/5 3 1A8 7+/6+ 3+ BB 8/6 4 1E 8/5 2 0 0 0 6/5 2 6C 6+ 2+ 7C 7/6 3 CC 3 3 DC 5/4 2 EC 5+ 2+ FC 6/5 3 CC 3 3 3 0 65 5/4 3 0 65 5/4 3 0 66 5/	A3	43 2/1 53 2/1 143 3/2 4/3 4/3	A

Mnem	l l	I	mmed.		D	irect			Indexe	d	Ex	tende	d	Ir	nheren	t	CCodes 53210
		OP	~/~	#	OP	~/~	+	OP	~/~	#	OP	~/~	#	OP	~/~	#	IHNZVC
STA					97	4/3		A7	4+	2+		5/4	3				**0-
STB					D7	4/3		E7	4+		F7	5/4	3				**0-
STD					DD	5/4		ED			FD	6/5	3				**0-
*STE					@97	5/4		@A7			@B7	6/5	4				
*STF					@D7	5/4		@E7	5+	3+		6/5	4				
*STQ					! DD			!ED	8+		!FD	9/8	4				
*STS					!DF	6/5		!EF	6+		!FF	7/6	4				
STU *STW					DF	5/4 6/5		EF !A7	5+ 6+		FF	6/5 7/6	3				**0-
STX					197 9F	5/4		IA/	5+		!B7	6/5	4				 **0-
STY					19F	6/5		!AF	5+ 6+		!BF	7/6	4				**0-
511					195	0/5		IAF	0+	3+ 	:BF	//6	4	l 			0-
SUBA		80	2	2	90	4/3	2	A0	4+	2+	I во	5/4	3				***
SUBB		C0	2	2	D0	4/3	2	E0	4+	2+	F0	5/4	3				***
SUBD		83	4/3	3	93	6/4	2	A3	6+/5+	2+	В3	7/5	3				***
*SUBE		@80	3	3	@90	5/4		@A0	5+	3+	@B0	6/5	4				
*SUBF		@C0	3	3	@D0	5/4	3	@E0	5+	3+	@F0	6/5	4				
*SUBW		180	5/4	4	190	7/5	3	!A0	7+/6+	3+	!B0	8/6	4				
	+				+			+·			+		+		10/01		+ 1
SWI SWI2																	E
SWI2											1						E
2MT2		 +			 +			 			 +			@3F	20/22		E
SYNC	İ				İ			ĺ			İ			13	2+/1+	1	İ
TFR	1	1F	6/4	2													
*TIM		 			 0B	6	3	6B	7+	3+	+ 7B	5	4	 			+
TSTA		+			+			+·			+				2/1		+ **0-
TSTA											!				2/1		**0- **0-
*TSTB					1						1				3/2	2	*0-
*TSTD															3/2	2	
*TSTE															3/2	2	
*TSTW														15D		2	
TST					I 0D	6/1	2	 6D	6+/5+	2.	7D	7/5	2		3/2	2	 **0-
101		1			I OD	0/4	2	ת ס	U+/5+	2+	1 / D	//5	3	1			1

Bit Transfer/Manipulation
AND,AND NOT, OR,OR NOT, ...: instr, post byte, memory location
Post-Byte

Mnem Direct | 7 6 | 5 4 3 | 2 1 0 |

Pittetti	ם ו	Trect	
	OP	~/~	#
	+		
*BAND	@30	7/6	4
*BIAND	@31	7/6	4
*BOR	@32	7/6	4
*BIOR	@33	7/6	4
*BEOR	@34	7/6	4
*BIEOR	@35	7/6	4
*LDBT	@36	7/6	4
*STBT	@37	8/7	4

-/	6		5	4	3	2	1	()				
В	00 01	- - 5,	CC A 4	and	10 - 11 -	- Un	use	ed ce	Bit ation	bi	it		
0	-	000)	2 -	- 0:	LO	4	-	bina: 100 101	-	6	-	110

Both the source and destination bit portions of the post-byte are looked at by the 6309 as the actual bit NUMBER to transfer/store. Use the binary equivalent of the numbers (0 thru 7) and position them into the bit area of the post byte. Ex: BAND A,1,3,240.

Branch Instructions

Mnem		Mnem		Description	Condition	Notes
	OP		OP			1
	+		+		·	+
BCC	24	LBCC	124	Carry Clear	!C	M,U,4
BCS	25	LBCS	125	Carry Set	c c	M,U,5
BEQ	27	LBEQ	127	Equal	z	M,S,U
BGE	2C	LBGE	12C	Greater Or Equal	N*V + !N*!V	S
BGT	2E	LBGT	! 2E	Greater Than	N*V*!Z + !N*!V*!Z	S
BHI	22	LBHI	122	Higher	!C*!Z	U
BHS	2F	LBHS	!2F	Higher Or Same	I.C.	U,4
BLE	2F	LBLE	!2F	Less Than Or Equal	Z + N*!V + !N*V	S
BLO	25	LBLO	125	Lower	C	U,5
BLS	23	LBLS	123	Lower Or Same	C + Z	U
BLT	2D	LBLT	! 2D	Less Than	N*!V + !N*V	S
BMI	2B	LBMI	!2B	Minus (Negative)	N	M
BNE	26	LBNE	126	Not Equal	! Z	M,S,U
BPL	2A	LBPL	!2A	Plus (Positive)	! N	M
BRA	20	LBRA	16	Always	1	0,2
BRN	21	LBRN	121	Never	i o	0
BSR	8D	LBSR	17	Subroutine	1	0,3
BVC	28	LBVC	128	Overflow Clear	!V	M,S
BVS	29	LBVS	129	Overflow Set	V	M,S

Short branches (column 1,2) have a signed byte destination [-128,127] range. L prefixed long branches (column 3,4) have a signed word [-32768,32767] range. Condition codes are untouched by branches.

Notes:

- 1 Except notes 2,3, generic branch 6809/6309
 cycles and byte lengths are in the table ->
- BRA and LBRA cycl BSR and LBSR cycl
- (L)BHS and (L)BCC (L)BCS and (L)BLC
- Signed
- Unsigned
- siMple tests si - other

les in table ->		+	
les in table ->	B??	3	2
C are the same	LB??	! 5/6	4
O are the same	BRA	3	2
	LBRA	5/4	3
	BSR	7/6	2
ingle condition code.	LBSR	9/7	3
	·	·	

Mnem

Immed.

#

Register Descriptions, * Indicates new registers in 6309 CPU.

U U	- 16 bit index register - 16 bit index register - 16 bit user-stack pointer - 16 bit system-stack pointer	PC - 16 bit program counter register *V - 16 bit variable register *0 - 8/16 bit zero register V and 0 only inter-register instrcts
	- 8 bit accumulator	
	- 8 bit accumulator	Accumulator structure map:
	- 8 bit accumulator	
*F	- 8 bit accumulator	A B E F
D	- 16 bit concatenated req.(A B)	` -
*W	- 16 bit concatenated reg.(E F)	
*O	- 32 bit concatenated reg.(D W)	i '' i
1 2	JZ DIC CONCACENACEG TEG.(D W)	
+1/10	- 8 bit mode/error register	¥
	- 8 bit condition code register	31 24 15 8 0
DP	- 8 bit direct page register	bit

Note: The 6309 is static, so the V register is saved across powerups! Others?

Transfer/Exchange and Inter-Register Post Byte

Inter-Register Instructions

Mnem	Forms	Re	giste	r	SOURCE	DESTINATION
		OP	~/~	+	HI NIBBLE	LOW NIBBLE
*ADCR	R0,R1	131	4	3	Register	Field
*ADDR	R0,R1	130	4	3	(source or d	estination)
*ANDR	R0,R1	134	4	3		
*CMPR	R0,R1	137	4	3	0000 - D (A:B)	1000 - A
*EORR	R0,R1	136	4	3	0001 - X	1001 - B
EXG	R0,R1	1E	8/5	2	0010 - Y	1010 - CCR
*ORR	R0,R1	135	4	3	0011 - U	1011 - DPR
*SBCR	R0,R1	133	4	3	0100 - S	1100 - 0
*SUBR	R0,R1	132	4	3	0101 - PC	1101 - 0
TFR	R0,R1	1F	6/4	2	0110 - W	1110 - E
*TFM	R0+,R1+	@38	6+3n	3	0111 - V	1111 - F
*TFM	R0-,R1-	@39	6+3n	3		
*TFM	R0+,R1	@3A	6+3n	3	TFM is Transfer Mem	ory: repeats W times,
*TFM	R0,R1+	@3B	6+3n	3	decrementing W, cha	nging Ri as asked. n
					in cycles is number	of bytes moved.
Illegal to	o use CC, DP,	W, V	, 0,	or P	C as source or destin	ation register.

SOURCE	DESTINATION
Ì	
HT NIBBLE	LOW NIBBLE

Register Field (source or destination)


0000	-	D (A:B)	1000	-	A
0001	-	X	1001	-	В
0010	-	Y	1010	-	CCR
0011	-	U	1011	-	DPR
0100	-	S	1100	-	0
0101	-	PC	1101	-	0
0110	-	W	1110	-	E
0111	_	7.7	1111	_	Tr.

The results of all Inter-Register operations are passed into R1 with the exception of EXG which exchanges the values of registers and the TPR block transfers. The register field codes %1100 and %1101 are both zero registers. They can be used as source or destination.

Logical Memory Operations AND,EOR,OR,TEST Immediate to memory: instr, post byte, operand

Mnem	Immed.			mmed. Direct			Indexed			Extended			Inherent		
	OP	~/~	#	OP	~/~	#	OP	~/~	#	OP	~/~	#	OP	~/~	#
*AIM *EIM *OIM *TIM	 			02 05 01 0B	6 6 6 6	3 3 3	62 65 61 6B	7+ 7+ 7+ 7+	3+ 3+ 3+ 3+	72 75 71 7B	7 7 7 5	4 4 4 4			

Push/Pull Post byte



All 2 byte registers are pushed All 2 byte registers are pushed low byte, then high byte. Stack grows down. The PSH(s,u) and PUL(s,u) instructions require one additional cycle for each byte pushed or pulled. AH=0, E+F=W. W+D=Q, pushes low then high order. In 6309 mode interrupt stores 2 more bytes (E,F) on stack, and pops on RTI.

Push order ---> PC, U/S, Y, X, DP, *F, *E/*W, B/D/*Q, A, CC <-- Pull order On IRQ, all regs pushed. On 6309 mode, *W pushed after DP, before D. FIRQ pushes only CC by default. On 6309 mode with FIRQ operating as IRQ, pushes W also. PS(U/S)W PUL(U/S)W saves/loads the W register.

Indexed and Indirect Addressing Modes and Post byte Information

		Ind	dexed			Indi	rect	
Type	Forms	Asm	+/+	+	PostByte	Asm	+	+
		form	-/-	#	OP code	form	-	#
Constant	No offset	,R	0	0	1rrY0100	[,R]	3	0
offset	5 bit offset	n,R	1	0	0rrnnnnn			
from	8 bit offset	n,R	1	1	1rrY1000	[n,R]	4	1
register R	16 bit offset	n,R	4/3	2	1rrY1001	[n,R]	7	2
Accumulator	A - Register	A,R	1	0	1rrY0110	[A,R]	4	0
offset	B - Register	B,R	1	0	1rrY0101	[B,R]	4	0
from R (2's	E - Register	E,R	1	0	*1rrY0111	[E,R]	1	0
complement	F - Register	F,R	1	0	*1rrY1010	[F,R]	1	0
offset)	D - Register	D,R	4/2	0	1rrY1011	[D,R]	4	0
ļ	W - Register	W,R	4/1	0	*1rrY1110	[W,R]	4	0
Auto	Increment 1	,R+	2/1	0	1rrY0000			i
increment and	Increment 2	,R++	3/2	0	1rrY0001	[,R++]	6	0
decrement of	Decrement 1	,-R	2/1	0	1rrY0010			
register R	Decrement 2	,R	3/2	0	1rrY0011	[,R]	6	0
2's complement	8 bit offset	n,PC	1	1	1xxY1100	[n,PC]	4	1
offset from PC	16 bit offset	n,PC	5/3	2	1xxY1101	[n,PC]	8	2
Indirect	16 bit address				10011111	[n]	5	2
Rel to W	No Offset	. W	l 0	1 0	*100ZZZZZ	[[, W]	l 0	+ 0
2's comp	16 bit offset	n,W	5/2	2	*101ZZZZZ	[n,W]	5	2
AutoIncr W	Increment 2	, W++	3/1	0	*110ZZZZZ	[,W++]	3	0
AutoDecr W	Decrement 2	,W	3/1	0	*11122222	[,W]	3	0

* 6309 only. rr: 00 = X, 01 = Y, 10 = U 11 = S. xx: Doesn't care, leave 0.

Mode: Y = 0 index, Y = 1 indirect; ZZZZZ = 01111 index, ZZZZZ = 10000 indirect.

+ and + indicates the additional number of cycles and bytes for the variation.

(The content of the

Condition Code Register (CC) | E | F | H | I | N | Z | V | C |

Entire flag(7)_ FIRQ mask(6)_ Half carry(5)_ __Carry flag(0) __Overflow(1) __Zero(2) IRO mask(4) Negative(3)

Mode and Error Register (MD, 6309 only)

? ?			? ?	
Div by Zero(7) Illegal Op(6) Unused(5) Unused(4)				_Emulation Mode(0) _FIRQ Mode(1) _Unused(2) _Unused(3)

MD register: works like the CC register. Bits 0,1 write only, bits 6,7 read only. Bit 0: Emulation mode: if 0, 6809 emulation mode, if 1, 6309 native mode Bit 1: FIRQ Mode : if 0, FIRQ as normal 6809, if 1, FIRQ operate as IRQ Bits 2-5 unused.

Bits 2-5 unused. Bit 6: Set to 1 if illegal instruction occurred Bit 7: Set to 1 if divide by 0 occurred FIRQ saves only CC, unless in IRQ mode, then all registers in push order saved

6309/6809 Instructions (by opcode grid, transposed): (*prefix means 6309 only) All unused opcodes are both undefined and illegal

NEW DEFORM THE STATE OF THE STA x1 x2 x3 x4 x5 x6 x7 x8 x9 xA THE ME BMI RTI LEGE LEGE DEC DEC GREGORIO GRAFORRO GRAFOR xB xC xD xE xF NOTES: m

opcodes prefixed by 10 L\H 0x 1x 2x 3x *SUBW *SUBW *SUBW *SUBW *CMPW *CMPW *CMPW *CMPW *SBCD *SBCD *SBCD 2x 3x 4x 5x 6x 7x 8x LBRA *ADDR *NEGD *SUE Cx Dx Ex Fx x0 LBRN *ADCR LBHI *SUBR LBLS *SBCR x1 x2 *COMD *COMW x3 CMPD CMPD CMPD CMPD *ANDD *ANDD *ANDD *ANDD
*BITD *BITD *BITD *BITD
*LDW *LDW *LDW *LDW *STW *STW x4 x5 LBHS *ANDR *LSRD *LSRW LBLO *ORR LBNE *EORR x6 x7 x8 x9 *RORD *RORW LBEQ *CMPR LBVC *PSHSW LBVS *PULSW *ASRD *EORD *EORD *EORD *ADCD *ADCD *ADCD *ASLD *ROLD *ROLW *EORD *ADCD LBPL *PSHUW *DECD *DECW LBMI *PULUW *ORD *ORD *ORD *ADDW *ADDW *ADDW *ORD xA xB xC xD xE *ADDW *LDO *INCD *INCW LBGE CMPY CMPY CMPY CMPY *STQ LDS LDS LDS LDS LBLT *TSTD *TSTW LDY LDY LDY LDY LBGT STS STS STS LBLE SWI2 *CLRD *CLRW STY d STY STY NOTES: m m d i e

opcodes prefixed by 11 L\H 0x 1x 2x 3x 4x 2x 3x *BAND 5x 6x 7x 8x 9x Ax Bx Cx Dx Ex Fx
*SUBE *SUBE*SUBE*SUBF*SUBF*SUBF*SUBF*SUBF *BTAND *CMPE *CMPE*CMPE*CMPF*CMPF*CMPF*CMPF x1 x2 x3 x4 x5 x6 *BIOR *COME *COME CMPII CMPII CMPII CMPII *BIEOR *LDBT *LDE *LDE *LDE *LDF *LDF *LDF *LDF *STE *STE *STE *STBT *TFM x8 x9 xA xB xC xD xE *TFM *DECE *DECF *ADDE *ADDE*ADDE*ADDF*ADDF*ADDF*ADDF *ADDE *ADDE*ADDE*ADDE*ADDE*
CMPS CMPS CMPS CMPS
*DIVD *DIVD*DIVD*DIVD
*DIVQ *DIVQ*DIVQ*DIVQ
*MULD *MULD*MULD*MULD
m d i e *BITMD*INCE *INCF *LDMD *TSTE *TSTF

NOTES:

A - operate on register A B - operate on register B d - direct addressing e - extended addressing m - immediate addressing h - inherent addressing i - indexed addressing

d i e

SWI2 *CLRE *CLRF

Mnemon			Notes			Description	Notes
ABX		Add to Index Reg				Long cond Branch	If cc LBRA
ADCa	s	Add with Carry	a=a+s+C	LBRA	nn	Long Br. Always	PC=nn
*ADCD		Add with Carry	D=D+s+C			Long Br. Sub	-[S]=PC,LBR
*ADCR r	r	add carry	r2=r2+r1+C	LDa	s	Load acc.	a=s
ADDa	s	Add	a=a+s	LDD	s	Load D acc.	D=s
*ADDe	s	Add		*LDe	s	Load e acc.	e=s
ADDD	s	Add to D acc.	D=D+s	*LDO		Load O acc.	0=s
		Add registers	r2=r2+r1	*LDMD		Load MD acc.	MD=s
		Logical AND	a=a&s	LDS		Load S pointer	S=s
		Logic AND w CCR	CC=CC&s	LDU		Load U pointer	U=s
		Logical AND	D=D&s	LDi		Load index req	i=s (Y ~s=7
		Logical AND regs		LEAp	s		
ASL		Arith Shift Left		LSL		Logical Shift L	d={C,d,0}<-
ASLa	•	Arith Shift Left		LSLa	•	Logical Shift L	a={C,a,0}<-
*ASLD		Arith Shift Left		*LSLD		Logical Shift L	D={C,D,0}<-
	а	Arith Shift Rght		LSR	a	Logical Shift R	d=->{d,0}
ASRa	u	Arith Shift Rght		LSRa	u	Logical Shift R	d=->{d,0}
*ASRD		Arith Shift Rght		*LSRD		Logical Shift R	D=->{W,0}
	m	Branch Carry Clr		*LSRW		Logical Shift R	W=->{W,0}
		Branch Carry Set		MUL		Multiply	D=A*B
		Branch Carry Set		*MULD	_	Multiply	D=A*B
		Branch >=		NEG		Negate	d=-d
		Branch >=	If Zv{NxV}=0		a		a=-a
				*NEGD		Negate acc	D=-D
		Branch Higher				Negate acc	D=-D
		Branch Higher,=	If C=0	NOP		No Operation	
BITa		Bit Test acc	a&s	ORa		Logical incl OR	a=avs
*BITD		Bit Test acc		ORCC		Inclusive OR CC	CC=CCvn
		Bit Test acc		*ORD		Logical incl OR	D=Dvs
		Branch <=	If Zv{NxV}=1			Logical incl OR	r1=r1vr2
		Branch Lower	If C=1	PSHS		Psh reg(s)(!= S)	-[S]={r,
		Branch Lower,=	If CvZ=1	PSHU		Psh reg(s)(!= U)	-[U]={r,
		Branch <		*PSHSV		Psh reg W	-[S]=W
		Branch Minus		*PSHUW		Psh reg W	-[U]=W
		Branch Not Equal		PULS	r	Pul reg(s)(!= S)	{r,}=[S]
		Branch Plus		PULU		Pul reg(s)(!= U)	{r,}=[U]
	m			*PULSV		Pul reg W	W=[S]+
		Branch Never		*PULUW		Pul reg W	W=[U]+
		Branch to Sub	-[S]=PC,BRA		d	Rotate Left	d={C,d}<-
		Branch Over. Clr		ROLa		Rotate Left acc.	
		Branch Over. Set	If V=1	*ROLD		Rotate Left acc.	
	d	Clear		*ROLW		Rotate Left acc.	W={C,W}<-
CLRa		Clear acc.	a=0	ROR	d	Rotate Right	d=->{C,d}
*CLRD		Clear acc.	D=0	RORa		Rotate Right acc	
*CLRe		Clear acc.	e=0	*RORD		Rotate Right acc	D=->{C,W}
CMPa	s	Compare	a-s	*RORW		Rotate Right acc	
CMPD	s	Compare D acc.	D-s	RTI		Return from Int	{regs}=[S]+
*CMPe	s	Compare e acc.	e-s	RTS		Return from Sub	PC=[S]+
*CMPR r	r	Compare regs		SBCa	s	Sub with Carry	a=a-s-C
CMPS	s	Compare S ptr	S-s	*SBCD	s	Sub with Carry	D=D-s-C
CMPU		Compare U ptr	U-s	*SBCR		Sub with Carry	r1=r1-r2-C
CMPi	s	Compare	i-s (Y ~s=8)	SEX		Sign Extend	D=B extende
COM	d	Complement		*SEXW		Sign Extend	Q=W extende
COMa		Complement acc.	a=~a	STa	d	Store accumultor	
*COMD		Complement acc.	D=~D	STD		Store Double acc	
*COMe		Complement acc.		*STe		Store accumultor	
	n	AND CC, Wait int				Store accumultor	
DAA		Dec Adjust Acc.	A=BCD format			Store Stack ptr	S=a
	а	Decrement	d=d-1	STU		Store User ptr	U=a
DECa	_	Decrement acc.	a=a-1	STi		Store index req	i=a (Y ~s=7
*DECD		Decrement acc.	D=D-1	SUBa	s		a=a-s
*DECE		Decrement acc.		SUBD		Subtract D acc.	D=D-s
		Divide		*SUBe		Subtract D acc.	le=e-s
		DTATOR.					
*DIVD	-	Dirrido					
*DIVQ		Divide Logical Excl OR		*SUBR SWI		Subtract regs Software Int 1	r1=r1-r2 -[S]={regs}

*EORR rr Logica	l Excl OR D=Dxs l Excl OR rl= n same size) r1<->	r1xr2 SWI3 >r2 SYNC	Soft	ware Int 2 ware Int 3 . to int	SWI SWI (min ~s=2)
INC d Increm	ent d=d+1	L *TFM	tf Bloc	k transfer	- special-
INCa Increm	ent acc. a=a+1	l TFR	r,r Tran	sfer r1->r2	r2=r1
*INCD Increm	ent acc. D=D+1	1 TST	s Test		s
*INCe Increm	ent acc. e=e+1	l TSTa	Test	accumulator	a
JMP s Jump	PC=EA	As TSTD	Test	accumulator	D
JSR s Jump t	o Sub -[S]=	=PC,JMP TSTe	Test	accumulator	e

ı	a			Acc A or B	***** Leger	nd - todo - do more ******
j	e			Acc E, F, or W (6309)	* prefix	6309 only instruction
ı	d	s	EA	Dest/Src/effective addr.	m	Rel addr (-128 to +127)
ı	i	p	r	X orY/X,Y,S,U/any reg	n nn	8/16-bit (0 to 255/65535)
i	rr			two registers r1,r2	tf	transfer registers and +-

Interrupt Vectors

	FFF0	to	FFF1	Note	1	П	FFF8	to	FFF9	IRQ	vector
Reserved	FFF2	to	FFF3	SWI3	vector		FFFA	to	FFFB	SWI	vector
Addresses	FFF4	to	FFF5	SWI2	vector		FFFC	to	FFFD	NMI	vector
	FFF6	to	FFF7	FIRQ	vector	:	FFFE	to	FFFF	Reset	vector

Note 1: Reserved in 6809. For 6309 mode, holds vector for divide by 0 error or illegal instruction error. Error can be read in 6309 register MD.

The Hitachi HD63B09EP (6309) microprocessor is a clone of the Motorola MC68B09E (6809) chip, with additional registers and instructions. Bit 0 of the 6309 only register MD determines which mode is on: 6809 emulation or 6309 native. 6309 often has faster instruction timings. When cycle counts are given for 6809/6309 for a 6309 only instruction, these are for emulation/native timings.

The Motorola 6809 was released circa 1979, and came in many flavors: 68A09, 68A098,68B09,68B09E. The 68A09(E) ran at 1 MHz and 1.5 MHz, the 68B09(E) at 2 MHz. The 6809 had an internal clock generator needing only an external crystal, and the 6809E needed an external clock generator.

- Some useful code ideas, based on [1]: (see [1] for more info)

 1. Check if code on a 6309 or 6809:

 LDB #255 , CLRD : executes as a \$10 (ignored) \$4F (CLRA) on a 6809

 TSTB , BEQ Is6309
- Check if 6309 system is in native mode or to check 6309 FIRQ mode, use RTI with appropriate items on stack.

- Document History
 May 2007 Version 1.2 minor corrections.
 April 2007 Version 1.1 extensive additions, minor corrections.
 July 2006 Version 1.0 initial release.
 Sources
 [I] HD63809EP Technical Reference Guide,[5] Notes by Paul D. Burgin
 Chet Simpson, Alan DeKok [6] Notes by Sockmaster/John Kowalski)
 [2] Programming the 6809, Rodney Zaks, William Labiak,1982 Sybex [93].
 [3] Notes by Jonathan Bowen. [8] en.wikipedia.org/wiki/6809
 [4] Notes by Neil Franklin, 2004.11.01 [9] www.howell1964.freeserve.co.uk/

END OF FILE