

Digital Equipment Corporation  
Maynard, Massachusetts

digital

**Maintenance Manual  
PDP-9/L  
Volume II**

**PDP-9/L  
Maintenance Manual  
Volume II**

Copyright © 1969 by Digital Equipment Corporation

The following are registered trademarks of Digital  
Equipment Corporation, Maynard, Massachusetts:

DEC  
FLIP CHIP  
DIGITAL

PDP  
FOCAL  
COMPUTER LAB

## ENGINEERING DRAWINGS

### GENERAL

This volume contains a complete set of engineering drawings pertaining to the basic PDP-9/L system. A formal set of engineering drawings is also shipped with each PDP-9/L system, including those for all ordered options. Where a discrepancy exists between furnished drawings and those contained in this volume, it must be assumed that the drawings furnished with the machine are correct.

### USE OF DRAWING CODES

DEC engineering drawing numbers are encoded as to drawing type, major assembly, and series. A drawing number such as BS-KD09-A-11 contains the following information: BS, block schematic type; KD09, the I/O control section of the PDP-9/L; A, the manufacturing series; 11, the eleventh drawing in the I/O control series, which happens to be the teletype control schematic. In Volume I this drawing is referred to as KD11. The complete glossary of drawing type codes is as follows:

AD	Assembly Drawing
AR	Arrangement Drawing
BD	Functional Block Diagram
BS	Block Schematics
CD	Cable Diagram
CP	Component List
CS	Circuit Schematic

FD	Flow Diagram
IC	Interface Cabling Diagram
LO	Layout Drawing
MU	Module Utilization Drawing
PL	Parts List
RS	Replacement Schematic
SP	Specification Drawing
TD	Timing Diagram
UA	Unit Assembly
WD	Wiring Diagram
WL	Wiring List

### DRAWING CONVENTIONS

Block schematics are multipurpose drawings that combine signal flow, logic functions, circuit type, physical location, and other pertinent information. Individual circuits are shown in block form, using special symbols which define the circuit operation. These symbols are explained in the Logic Handbook C105.

### SIGNAL MNEMONIC INDEX

All signals originating in the PDP-9/L are listed in alphanumeric order below. The origin column locates the source of each signal to the particular logic drawing.

<u>Signal</u>	<u>Origin</u>	<u>Description</u>	<u>Signal</u>	<u>Origin</u>	<u>Description</u>
0 → CMA	KC19(1)	Clear the control memory address register	ADRL	KC15	Adder link
0 → MBI	KC19(2)	Clear the memory buffer input gate	ADRL(B)		
0XEN	KD3(1)	Enable devices 0X	ADSO	KC19(2)	Address switches output gate
0XXEN	KD3(1)	Enable devices 00XX	ADSO(G)	KD7(1)	
+1	KC19(1)	Increment the ADR	AM GRANT	MC1(2)	Grant core memory access to DMA channel
1 → ACI	KC19(2)	Set the accumulator register input gate	AM STROBE	MC2	Core memory strobed for DMA channel access
+1 → CA INH	KD2(2)	Inhibit increment of DCH CA register	AM SYNC	MC1	Synchronization for DMA cycle
1 → MBI	KC19(2)	Set the memory buffer input gate	AM SYNC(1)B		
1 → PCI	KC12	Set the program counter input gate	AM SYNC BUS		
13 → CMA	KC19(1)	Set CM address to 13	AND	KC19(1)	AND instruction gate
Δ MB	KC19(2)	Change the memory buffer contents	API D	CS3	Display the optional API channel activity
A,B,C	KC10(1)	Program start timing flip-flops	API IO CLR	KD3(2)	
A BUS00-05	KC20(1)	A bus contents	API ON BUS	KD7(1)	Gate optional API activity onto I/O bus (B)
A BUS06-11	KC20(2)	A bus contents	API 0,1,2,3 RQ	KD2(2)	Request API channel break
A BUS12-17	KC20(3)	A bus contents	AR00-05	KC20(1)	Arithmetic register contents
A BUS LINK	KC15	Recirculate LINK status	AR06-11	KC20(2)	Arithmetic register contents
AC00-05	KC20(1)	Accumulator register contents	AR12-17	KC20(3)	Arithmetic register contents
AC06-11	KC20(2)	Accumulator register contents	ARD	CS3	Display the arithmetic register contents
AC12-17	KC20(3)	Accumulator register contents	ARI	KC19(2)	Arithmetic register input gate
AC D	CS3	Display the accumulator register contents	ARO	KC19(3)	Arithmetic register output gate
ACI	KC19(2)	Accumulator register input gate	ARO RESTORE	KC12	Restore the arithmetic register output gate
ACO	KC19(3)	Accumulator register output gate	AROS	KC10(2)	
AC RD	KD3(3)	Read the accumulator register contents into core memory	AUT INX	KC14	Save the arithmetic register output gate
AC RD(B)	KC19(2)	Read the accumulator register contents into core memory	AXS	KC10(2)	Increment the contents of indirectly addressed core memory register 00010-17
AC SIGN	KC15	AC00 status	B BUS00-05	KC21(1)	ADD, XOR, SAD instruction gate
ADDR SW03-17	CS3	Address switch contents	B BUS06-11	KC21(2)	B bus contents
ADOF	KC15	Add data overflow, ADD instruction and DCH add-to-memory	B BUS12-17	KC21(3)	B bus contents
ADR00-05	KC21(1)	Adder register contents	BK	KD3(2)	Start program break process
ADR06-11	KC21(2)	Adder register contents	BK CA	KC10(1)	CA cycle of DCH break (memory extension control)
ADR12-17	KC21(3)	Adder register contents	BKO	KD3(3)	Break cycle counter
ADR = 0 SAVE	KC15	ADRA = 0, ADRB = 0 status	BKO(0)B		
ADRA=0	KC21(1)	ADRO0-08 = 0	BKO(1)B		
ADRB=0	KC21(2)		BK1		
	KC21(3)	ADRO9-17=0	BK1(0)B		
			BK1(1)B	KC10(1)	
			BK SYNC	KD3(2)	Synchronize program break entry
			BS SW3-4	MC2	Core memory bank selection switches

<u>Signal</u>	<u>Origin</u>	<u>Description</u>	<u>Signal</u>	<u>Origin</u>	<u>Description</u>
CAF EN	KD3(1)	Clear all flags enable	DCH EN	KD3(1)	Enable the DCH Multiplexer W104
CAF EN(B)			DCH GRANT	KD3(1)	Grant core memory access to the DCH
CAL	KC12	CAL instruction gate	DCH GRANT P		
CI17	KC14	Initiate a carry into ADR17	DCH INX	KD3(3)	Increment the DCH WC or CA register
CJIT	KC12 KC19(3)	CAL/JMS/Interrupt Transfer gate	DCH RQ	KD2(2) KD3(2)	DCH break request
CLK	KC10(1)	Main clock pulse	DCH SYNC SAVE	KD3(2)	Save the DCH SYNC status
CLK(B)	KD3(2)		DEI	KC19(1)	Initiate the defer or execute cycle
CLK DLY'D	KD3(3)	Main clock pulse delayed 500 ns	DIGIT READ DRIVE	MC1(2)	Turn on core memory address selectors
CLL	KC13	Clear the LINK	DIGIT READ ON	MC2	Turn on DIGIT READ DRIVE, DIGIT READ SINK
CLR	KC16	Clear the +1, ACO gates, set the SAO, ARO gates	DIGIT WRITE DRIVE	MC1(2)	Turn on core memory address selectors
CLR I	KC19(2)	Clear the MBO, ACI, ARI, PCI, MQI gates	DIGIT WRITE SINK	MC1(2)	Turn on core memory address selectors
CLR PUN	KD10(1)	Clear the punch buffer and punch flag	DLY	KD3(3)	Clock pulse delayed 500 ns
CLR RDR	KD9(1)	Clear the RDR FLG, RDR 1, RDR 2 flip-flops	DONE	KC19(1)	Instruction DONE gate
CMA00-05	KC19(1)	Control memory address register contents	DONE(1)B	KD3(2)	
CM CLK	KC10(1)	Main clock pulse to control memory	DPY D	CS3	Display x, y buffers of optional 34H Display
CM CURRENT	KC16	Turn on control memory address selectors	DPY ON BUS	KD7(1)	Gate x, y buffers of optional 34H Display onto the IO Bus(B)
CMG00-07	KC17	Control memory current lines	DS00-05	KD3(1)	Device select bits
CML	KC13	Complement the LINK	DS00P-05P		
CMPL	KC13	Complement the ADR contents	EAE	KC19(1)	Optional extended arithmetic element gate
CMP00-07	KC17	Control memory current lines	EAE D	CS3	Not wired
CMSL00-35	KC17	Control memory sense lines	EAE-P	KC19(1)	Optional extended arithmetic element gate
CM STROBE A,B,C,D	KC16	Strobe the control memory	EAE-R		
CM STROBE DLYD	KC16		EAE STROBE DLYD	KC16	CM STROBE delayed for optional extended arithmetic element
CONT	KC19(1)	Continue gate	END BIT 0	KC15	LINK to ADRL to AC17. Also for optional extended arithmetic element gating
CO00-05	KC21(1)	Carry out of ADR00-05	END BIT 17	KC15	Optional extended arithmetic element gating
CO06-11	KC21(2)	Carry out of ADR06-11	EXT	KC19(3)	External transfer gate (program breaks)
CO12-17	KC21(3)	Carry out of ADR12-17	EXT(1)B	KD3(3)	
DASO	KC13	Data switches output gate	FEED HOLE	KD9(2)	Reader no-tape sensor
DATA OFLO	KC15	DCH add-to-memory data overflow	FWD FD and NDX	KD10(1)	Punched tape drive power
DATA SW00-17	CS3	Data switch contents	GO DLY	KD9(1)	Reader enable delay
DB RESTORE	KD3(1)		IND CLK	KC10(1)	Gate CP register contents for display
DBR	KD3(1)	Debreak and restore the interrupted program	IN CLR	KC16	Generate CLR I
DBR(B)	KC15		INC V DCH	KD3(2)	Enter DCH or RTC WC cycle
DCH	KC19(1)				
DCH BK DLY	KD3(1)	Illuminate the DCH display indicator			

<u>Signal</u>	<u>Origin</u>	<u>Description</u>	<u>Signal</u>	<u>Origin</u>	<u>Description</u>
IND EN	KC10(1)	Enable console display selector switch	IO PWR CLR	KD3(1)	I/O power clear pulse
INC MB	KD2(2) KD3(3)	Increment the memory buffer contents	IO PWR CLR POS	KD3(1)	
IN LAST UNIT	KD11(1)	Last keyboard code unit shifted into input buffer	IO RESTART	KD3(3)	Restart control memory after manual read-in, EAE, or IOT instruction execution
INPUT IO RESTART	KD8 KD3(3)	Restart control memory after manual read-in, EAE, or IOT instruction	IO RUN(1)	KD3(1)	Computer RUN condition to I/O devices
INT RD RQ BUS	KD3(3)	Internal read request bus	IO SKIP	KD3(3)	Skip next instruction on SKIP RQ from I/O device
INT SKP RQ BUS	KD3(1) KD9(1) KD10(1) KD11(1) KD11(2)	Internal skip request bus	IO SYNC	KD3(1)	Synchronize program break entry
IO0	KD3(3)	Input/output transfer cycle counter	IO SYNC IN	KD3(2)	Synchronize program break entry
IO1			IO SYNC POS	KD3(2)	Synchronize program break entry
IO ADDR 03-17	KD2(2)	DCH and optional API channel address	IO SYNC SP	KD3(1)	Synchronize optional API break entry
IO ADDR 03(B)-17(B)	KD5		IOT	KC12	Input/output transfer gate
IO ADDR 12,16,17	KD5	Optional API channel address	IOT0002	KD3(1)	
IO ADDR D	CS3	Display DCH or optional API address	IOT0004	KD3(1)	
IO ADDR ON BUS	KD7(1)	Gate DCH or optional API address onto I/O bus (B)	IOT0102	KD9(1)	
IO BUS00-05	KC21(1)	I/O bus contents	IOT0104	KD9(1)	
IO BUS06-11	KC21(2)		IOT0204	KD10(1)	
IO BUS12-17	KC21(3)		IOT0302	KD11(1)	
IO BUS00-17	KD2(1)		IOT0404	KD11(2)	
IO BUS00(B)-08(B)	KD7(1)	I/O bus buffered	IOT3344	KD3(1)	
IO BUS09(B)-17(B)	KD7(2)		IOT(B)	KD3(1)	Input/output transfer gate
IO BUS ON	KC19(3)	ADR to I/O bus gate	IOT OR ARO	KC12	Set ARO gate for programmed output transfer
IO CLK(B)	KD3(3)	Main clock pulse	IOT PWR CLR	KD3(1)	
IO CLK POS	KD3(2)	Main clock pulse	IR00-04	KC12	Instruction register contents
IO CLR	KD3(2)	Clear PROG SY, PROG SYNC, BK	IRI	KC19(1)	Instruction register input gate
IO OFLO	KD3(2)	DCH or RTC operations completed	ISZ	KC12	ISZ instruction gate
IOP1	KD3(1) KD3(3)	Input/output pulse 1	KBD FLG	KD11(1)	Keyboard flag
IOP2	KD3(1) KD3(3)	Input/output pulse 2	KBD SEL	KD11(1)	Keyboard select
IOP4	KD3(1) KD3(3)	Input/output pulse 4	KCT	CS3	CONTINUE key
IOP1P	KD3(3)	Input/output pulse 1	KCT(B)	KC10(1)	
IOP2P	KD3(3)	Input/output pulse 2	KDN	CS3	DEPOSIT NEXT key
IOP4P	KD3(3)	Input/output pulse 4	KDP	CS3	DEPOSIT key
			KDPDN	KC10(1)	DEPOSIT/DEPOSIT NEXT key
			KDPDN V RI	KC19(3)	DEPOSIT/DEPOSIT NEXT key or READ-IN key
			KDPM	CS5	DEPOSIT key (maintenance)
			KEY	KC19(2)	Key gate
			KEY BUS	KC10(1)	Key bus
			KEY BUS(B)		
			KEY DLY	KC10(1)	Delay key-activated RUN condition

<u>Signal</u>	<u>Origin</u>	<u>Description</u>	<u>Signal</u>	<u>Origin</u>	<u>Description</u>
KEY INIT POS	KC10(1)	Initiate key operations	MB00-05	KC21(1)	Memory buffer register contents
KEYA KDPDN	KC13		MB06-11	KC21(2)	
KEN	CS3	EXAMINE NEXT key	MB12-17	KC21(3)	
KEYS	CS5		MBI	KC19(2)	Memory buffer input gate
KEX	CS3	EXAMINE key	MBI(1)B	KC28	
KIO	CS3	I/O RESET key	MBO	KC19(3)	Memory buffer output gate
KIOA3, A4, A5	KC10(1)	Key process address to control memory	MBS00-17	MC3	Core memory input mixer bits
KMT	CS5	Key (maintenance)	MEM DONE	MC1(2)	Core memory cycle done
KRI	CS3	READ-IN mode key	MEM DONE(1)B		
KSP	CS3	STOP key	MEM STROBE	MC2	Core memory strobed for CP access
KST	CS3	START key	MEM STROBE(B)	KC28	
KXDM	CS5	EXAMINE/DEPOSIT key (maintenance)	MK	CS5	
LAR	KC15	Arithmetic register link	MODE	MC1(2)	Core memory access mode
LI	KC19(1)	LINK input gate	MQ00-05	KC20(1)	Optional multiplier/quotient register contents
LINK	KC15	Accumulator register link	MQ06-11	KC20(2)	
LIO	KC13	Load I/O data onto I/O bus	MQ12-17	KC20(3)	
LOCK	CS5	Lock the console controls	MQ D	CS3	Display the optional multiplier/quotient register contents
LOT	KC12	LAW/OPR/IOT instruction gate	MQI	KC19(2)	Optional multiplier/quotient input gate
MA05-13	MC1(1)	Memory address register contents	MQO	KC19(3)	Optional multiplier/quotient output gate
MA14A-17A			NDX	KD10(1)	Punch the tape feed holes
MA14B-17B			NOSH	KC13	NO SHIFT gate
MA06(0) $\wedge$ MA07(0)	MC1(1)	Memory address register bits decoded for address selection	O BUS00-05	KC20(1)	O bus contents
MA06(0) $\wedge$ MA07(1)			O BUS06-11	KC20(2)	
MA06(1) $\wedge$ MA07(0)			O BUS12-17	KC20(3)	
MA06(1) $\wedge$ MA07(1)			O BUS00-17	KC22	
MA10(0) $\wedge$ MA11(0)			O BUS L	KC15	LINK status to optional EAE
MA10(0) $\wedge$ MA11(1)			OFLO	KC14	DCH, RTC word count overflow
MA10(1) $\wedge$ MA11(0)			OFLO	KC15	ADD instruction overflow
MA10(1) $\wedge$ MA11(1)			OP	KC12	OPR instruction gate
WR(1) $\wedge$ MA05(1)			OR ACI	KC12	Set the ACI gate for programmed input transfer
V WW(1) $\wedge$ MA05(0)			OR MBO	KC12	Set the MBO gate for LAW instruction
WR(1) $\wedge$ MA05(0)			PB10-17	KD10(1)	Punch buffer contents
V WR(1) $\wedge$ MA05(1)			PC05	KC20(1)	Program counter contents
MA JAM DIGIT	MC1(1)	Strobe address into memory address register	PC06-17	KC20(2)	
MA JAM PAR			PC012-17	KC20(3)	
MA JAM WORD			PC D	CS3	Display the program counter contents
MAS03-04	MC2	Memory address bits decoded for expanded memory	PCI	KC19(2)	Program counter input gate
			PCO	KC19(3)	Program counter output gate
			PCO RESTORE	KC10(2)	Restore the PCO gate

<u>Signal</u>	<u>Origin</u>	<u>Description</u>	<u>Signal</u>	<u>Origin</u>	<u>Description</u>
PCOS	KC10(2)	Save the PCO gate	RD IO BUS	KD7(1)	
PIE	KD3(2)	Program interrupt enable	RDR 1	KD9(1)	Read first line of tape into reader buffer
PIE(0)	KD3(2)	Program interrupt disable	RDR 2	KD9(1)	Read second line of tape into reader buffer
PK CLR	KC10(1)	Power and key clear pulse	RDR A	KD9(1)	Reader line index count
PK CLR(B)	MC2		RDR A(0)B	KD9(2)	
POST CLK	MC2	Main clock delayed/strobe the MODE flip-flop	RDR A(1)B	KD9(2)	
PRE-STROBE	MC2	Generate MEM STROBE, STROBE SAL, STROBE SAR	RDR ALPHA	KD9(1)	Reader alpha mode
PRE-WRITE OFF	MC2	Set MEM DONE, issue AM GRANT	RDR B	KD9(1)	
PROG INT RQ	KD2(1) KD3(2) KD9(2) KD10(1) KD11(1) KD11(2)	Program interrupt request	RDR B(0)B	KD9(2)	Reader line index count
PROG SY	KD3(2)	Synchronize program interrupt entry	RDR B(1)B	KD9(2)	
PROG SY(1)B			RDR CLK	KD9(1)	Reader clock pulse
PROG SYNC			RDR CLK EN	KD9(1)	Reader clock enable
PROG SYNC(1)B			RDR COUNT	KD9(1)	Reader line index count
PUN	KD10(1)	Punch mechanism operating	RDR D	CS3	Display the reader buffer contents
PUN ACT	KD10(1)	Actuate punch mechanism	RDR FEED	KD9(2)	Feed tape manually without reading
PUN FEED	KD10(2)	Punch feed holes manually	RDR FLG	KD9(1)	Reader flag
PUN FLG	KD10(1)	Punch flag	RDR FLG(B)	KD8	
PUN HOLE 1-8	KD10(1)	Punch buffer bits to punch solenoids	RDR GO	KD9(1)	Enable reader clock
PUN LINE	KD10(1)	Enable punch solenoid drivers	RDR INDEX	KD9(1)	Reader clock pulses
PUN NO TAPE	KD10(1)	Punch out of tape	RDR NO TAPE	KD9(1)	Reader out of tape
PUN PWR	KD10(1)	Punch power	RDR ON BUS	KD7(1)	Gate reader buffer contents onto I/O bus (B)
PUN PWR ON	KD10(1)	Punch power on	RDR PWR	KD9(1)	Reader power
PUN SEL	KD10(1)	Punch select	RDR RUN	KD9(1)	Generate RUN
PUN SPD	KD10(1)	Punch motor up to speed	RDR SEL	KD9(1)	Reader select
PUN SYNC	KD10(2)	Punch motor in punching position	RDR SEL(B)		
PV	KC12	Memory protection violation	RD RQ	KD2(1)	Read request from I/O device
PWR(B)	KD9(1)	Reader power on	RD RQ(B)	KD3(3)	
PWR CLR POS	KC10(1)	Power clear pulse	RD START RQ	KC10(1)	Read manually entered tape word into core memory
RB00-17	KD9(2)	Reader buffer contents	RD STATUS	KD11(1)	Read teletype status
RD HOLE 1(B)-7(B)	KD9(2)	Punched tape contents	R12(1)B	KD8	Manually entered tape word count
RD HOLE 7(C)	KD9(2)	Punched hole 7	RQ MBI	KC19(2)	Turn on memory buffer input gate
RD HOLE 8(B)	KD9(2)	Punched hole 8	RSB	KD8	Select reader binary mode
RD HOLE 8P V ALPHA	KD9(2)	Reader binary or alpha mode	RUN	KD9(1)	Set RDR GO
			RUN	KC10(1)	Computer program started
			RUN(1)B		
			RUN(0)	KC10(1)	Computer program stop
			SA00-17	MC6	Sense amplifier contents
			SAO	KC19(3)	Sense amplifier output gate
			SAO(0)B	KC15	

<u>Signal</u>	<u>Origin</u>	<u>Description</u>	<u>Signal</u>	<u>Origin</u>	<u>Description</u>
SD00-01	KD3(1)	Special device select bits	TTI CLK	KD11(1)	Teletype input clock
SD00P-01P			TTI D	CS3	Display the teletype input buffer contents
SEN	KC10(2)	Computer RUN sensor	TTI FULL	KD11(1)	Teletype input buffer is full
SEN(1)B	KC10(1)		TTI INITIALIZE	KD11(1)	Initialize teletype input buffer and controls
SHIFT	KC15	Shift ADR contents enable	TTI LOAD	KD11(1)	Load the teletype input buffer
SHL1	KC13	Shift ADR contents left one position	TT IN ACT	KD11(1)	Teletype input circuits active
SHL2	KC13	Shift ADR contents left two positions	TTI ON BUS	KD7(1)	Gate teletype input buffer contents onto I/O bus (B)
SHR1	KC13	Shift ADR contents right one position	TT KBD IN	KD11(1)	Teletype keyboard input
SHR2	KC13	Shift ADR contents right two positions	TT KBD IN(B)		
SKIP	KC14	Skip next instruction gate	TT LINE	KD11(2)	Actuate teleprinter to generate space or mark
SKIP RQ	KD2(1)	Skip request from I/O device	TTO00-07	KD11(2)	Teletype output buffer contents
SKPI	KC19(1)	Skip input gate	TTO CLK	KD11(2)	Teletype output clock
SM	KC19(2)	Start memory gate	TTO EN	KD11(2)	Teletype output enable
SPEED 2,3,4	CS3	Repeat speed selections	TTO EQ	KD11(2)	All teletype output buffer bits serially shifted into teleprinter
SPEED WIPER	CS3	Repeat speed switch wiper	TTO LOAD	KD11(2)	Load the teletype output buffer
STATUS D	CS3	Display the I/O device status bits	TTO OUT ACT	KD11(2)	Teletype output circuits active
STATUS ON BUS	KD7(1)	Gate the I/O device status bits onto I/O bus (B)	TT RDR RUN	KD11(1)	Release teleprinter magnet to generate marks and spaces
STOP DLY	KD9(1)	Decelerate the reader motor	TTO START	KD11(2)	Start teletype output operations
STOP DLY	KD9(1)	Permit reader motor to restart	TTO STOP	KD11(2)	Stop teletype output operations
STOP DLY POS	KD9(1)	Disable reader clock	WORD READ	MC1(2)	Turn on core memory address selectors
STROBE DLYD	KC16	Control memory strobe delayed	WORD READ ON	MC2	Turn on WORD READ
STROBE SAL	MC2	Strobe the left hand sense amplifiers	WORD WRITE	MC1(2)	Turn on core memory address selectors
STROBE SAR	MC2	Strobe the right hand sense amplifiers	WRITE OFF	MC2	Turn off core memory address selectors
SW EXD	CS3	Optional memory extend mode switch	WRITE ON	MC2	Turn on DIGIT WRITE DRIVE, DIGIT WRITE SINK
SW SGL INST	CS3	Single instruction switch	WR RQ	KD2(2) DK3(3)	Write request from I/O device
SW PARITY	CS3	Optional memory parity switch	WR RQ(B)	KD3(2)	
SW PRTCT	CS3	Optional memory protect switch			
SW REPT	CS3	Repeat switch			
SUB	KC19(1)	Subtract gate			
SYNC CLK	MC2	Set AM SYNC if AM RQ is present			
TAPE	KD10(2)	Punch out of tape			
TI	KC19(1)	Test for indirect address gate			
T-PRNTR FLG	KD11(2)	Teleprinter flag			
T-PRNTR SEL	KD11(2)	Select teleprinter			
T-PRNTR SEL(B)					
TTI00-07	KD11(1)	Teletype input buffer contents			

9/L SYSTEMMEMORY (MC71-A) (Cont)

<u>Drawing Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>	<u>Drawing Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>
A-PL-9-L-0	PDP-9/L Assembly (Sheet 1)	-	10	D-TD-MC71-0-13	Timing Diagram	A	35
A-PL-9-L-0	PDP-9/L Assembly (Sheet 2)	-	10	D-SP-MC71-0-15	MC Switch Configuration	A	36
D-UA-9-L-0	PDP-9/L Assembly (Sheet 1)	-	11	A-CP-MC71-0-17	MC71 Memory Panel	A	37
D-UA-9-L-0	PDP-9/L Assembly (Sheet 2)	-	12	D-AD-7005828-0-0	Logic Frame Assembly	A	38
C-AD-7005968-0-0	Cable Set PDP-9/L	-	13	A-PL-7005828-0-0	Logic Frame Assembly	A	39

POWER SUPPLY AND DISTRIBUTION

D-IC-9-L-3	Power Wiring	-	14
D-IC-712-0-1	Power Supply 712 (Sheet 1)	B	15
D-IC-712-0-1	Power Supply 712 (Sheet 2)	B	16
D-CS-5408018-0-1	PDP-9/L Console Switch Board	-	17
D-CS-5408020-0-1	PDP-9/L Console Light Board	-	18

MEMORY (MC71-A)

D-UA-MC71-A-0	4K Basic Memory	-	19
A-PL-MC71-A-0	4K Basic Memory	-	20
D-DI-MC71-A-1	Drawing Index List MC71-A	-	21
D-BS-MC71-0-1	Memory Control	A	22
D-BS-MC71-0-2	MA Flip-Flops	A	23
D-BS-MC71-0-3	Sense Amps and PA's	A	24
D-BS-MC71-0-4	Inhibit Drivers Field 0	-	25
D-BS-MC71-0-5	Inhibit Drivers Field 1	-	26
D-BS-MC71-0-6	X Axis Field 0	D	27
D-BS-MC71-0-7	Y Axis Field 0	A	28
D-BS-MC71-0-8	X Axis Field 1	A	29
D-BS-MC71-0-9	Y Axis Field 1	A	30
D-BS-MC71-0-10	Voltage Regulator and X-Y Drive	-	31
D-IC-MC71-0-11	Memory - CP Interface	B	32
D-MU-MC71-0-12	Module Utilization	A	33
A-PL-MC71-0-12	Module Utilization List (Sheet 1)	A	34
A-PL-MC71-0-12	Module Utilization List (Sheet 2)	A	34

CENTRAL PROCESSOR

D-BS-KC09-C-1	Register Configuration	-	40
D-BS-KC09-C-2	Special Modules	-	41
D-TD-KC09-C-3	Fetch Flow	-	42
D-TD-KC09-C-4	Execute Flow	-	43
D-TD-KC09-C-5	Break Flow	-	44
D-TD-KC09-C-6	Key Flow	-	45
A-PL-KC09-C-8	CP Module Utilization (Sheet 1)	A	46
A-PL-KC09-C-8	CP Module Utilization (Sheet 2)	A	46
D-MU-KC09-C-8	CP Module Utilization (Sheet 1)	A	47
D-MU-KC09-C-8	CP Module Utilization (Sheet 2)	A	48
D-SP-KC09-C-9	CP MC Switch Configuration	-	49
D-BS-KC09-C-10	Clock and Run and Display	-	50
D-TD-KC09-C-11	Clock and Run and Display Timing Diagram	-	51
D-BS-KC09-C-12	IR	-	52
D-BS-KC09-C-13	Operate Control	-	53
D-BS-KC09-C-14	SKIP and CI17	-	54
D-BS-KC09-C-15	Link Control	-	55
D-BS-KC09-C-16	CM Timing	-	56
D-BS-KC09-C-17	CM Addressing	-	57
D-FD-KC09-C-18	CM Wiring Matrix and Program (Sheet 1)	-	58
D-FD-KC09-C-18	CM Wiring Matrix and Program (Sheet 2)	-	59
D-BS-KC09-C-19	CM Sense Flops (Sheet 1)	A	60
D-BS-KC09-C-19	CM Sense Flops (Sheet 2)	A	61
D-BS-KC09-C-19	CM Sense Flops (Sheet 3)	A	62
D-BS-KC09-C-20	AC, AR, MC, PC (Sheet 1)	-	63


**CENTRAL PROCESSOR (Cont)**

**I/O (Cont)**


<u>Drawing Numbers</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>	<u>Drawing Number</u>	<u>Title</u>	<u>Revision</u>	<u>Page</u>
D-BS-KC09-C-20	AC, AR, MC, PC (Sheet 2)	-	64	D-TD-KD09-C-2	IO Bus Interface (Sheet 1)	-	87
D-BS-KC09-C-20	AC, AR, MC, PC (Sheet 3)	-	65	D-TD-KD09-C-2	IO Bus Interface (Sheet 2)	-	88
D-BS-KC09-C-21	MB and Adder (Sheet 1)	-	66	D-BS-KD09-C-3	IO Control (Sheet 1)	A	89
D-BS-KC09-C-21	MB and Adder (Sheet 2)	-	67	D-BS-KD09-C-3	IO Control (Sheet 2)	A	90
D-BS-KC09-C-21	MB and Adder (Sheet 3)	-	68	D-BS-KD09-C-3	IO Control (Sheet 3)	A	91
D-BS-KC09-C-22	Shift X2 Gates	-	69	D-IC-KD09-C-4	CP - IO Cable Interface	B	92
D-IC-KC09-C-23	CP - Console Interface	A	70	D-BS-KD09-C-5	ADDR Bus	-	93
D-IC-KC09-C-24	CP - Memory Interface	-	71	D-BS-KD09-C-6	IO/Console Interface	A	94
D-IC-KC09-C-25	CP - IO Cable Interface	-	72	D-BS-KD09-C-7	Input Mixer (Sheet 1)	A	95
D-BS-KC09-C-26	CP Tester Interface	-	73	D-BS-KD09-C-7	Input Mixer (Sheet 2)	A	96
A-CP-KC09-C-27	External Components List for KC09-C (Sheet 1)	A	74	D-BS-KD09-C-8	Read In Mode	A	97
A-CP-KC09-C-27	External Components List for KC09-C (Sheet 2)	A	74	D-BS-KD09-C-9	Reader Control (Sheet 1)	A	98
D-BS-KC09-C-28	CP - Memory Extended Parity Interface	-	75	D-TD-KD09-C-10	Reader Control (Sheet 2)	A	99
D-DI-KC09-C-29	Drawing Index List KC09-C	A	76	D-BS-KD09-C-11	Punch Control Timing Diagram	-	100
D-AP-KC09-C-30	Signal Index	-	77	D-BS-KD09-C-11	Teletype Control (Sheet 1)	B	101
D-TD-KC09-C-31	Three Cycle DCH Break	-	78	D-TD-KD09-C-12	Teletype Control (Sheet 2)	B	102
D-TD-KC09-C-32	Four Cycle DCH Break	-	79	D-TD-KD09-C-12	Teletype Control Time (Keyboard) (Sheet 1)	A	103
A-PL-7005872-0-0	Central Processor Bus Assembly	A	80	D-TD-KD09-C-12	Teletype Control Time (Keyboard) (Sheet 2)	A	104
D-AD-7005872-0-0	Central Processor Bus Assembly	A	81	D-SP-KD09-C-13	MC Switch Configuration	-	105
<u>I/O</u>				D-MU-KD09-C-14	PDP-9/L IO Module List	A	106
A-PL-KD09-C-0	I/O Assembly KD09-C	-	82	A-PL-KD09-C-14	PDP-9/L IO Module List	A	107
D-UA-KD09-C-0	I/O Assembly KD09-C	-	83	A-CP-KD09-C-16	External Component List I/O PDP-9/L	B	107
D-AD-7005873-0-0	I/O Bus Assembly KD09	-	84	D-TD-KD09-C-17	Reader Timing Diagram Alpha and Binary Mode	-	108
A-PL-7005873-0-0	I/O Bus Assembly KD09	-	85	D-AP-KD09-C-18	Signal Index	A	109
D-BS-KD09-C-1	IO Configuration	-	86				

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS <b>PARTS LIST</b>			QUANTITY / VARIATION	
ITEM NO.	DWG NO./ PART NO.	DESCRIPTION	9-L	9-LA
1	E-AD-7005870-0-0	CABINET FRAME 9L	1	1
2	D-UA-712-0-0	POWER SYPPPLY 712	1	-
2	D-UA-712-A-0	POWER SUPPLY 712-A	-	1
3	9006073-3	PHL HD TRUSS #10-32 x $\frac{1}{2}$	25	25
4	9007651	WASH EXT TOOTH #10	23	23
5	D-UA-H951-TA-0	H951-TA NARROW DOOR	1	1
6	D-IA-7406731-0-0	LOGO PDP-9L	1	1
7	D-UA-H950-Q-0	H950-Q 19" COVER PANEL $10\frac{1}{2}$ "	3	3
8	E-AD-7005875-0-0	9L CONSOLE ASSY	1	1
9	D-AD-7005859-0-0	TABLE ASSEMBLY	1	1
10	D-IA-7406723-0-0	KICK PANEL	1	1
11	9006074-3	PHL HD TRUSS #10-32 x $\frac{5}{8}$	2	2
12	9006565	NUT KEPS #10-32 SST	3	3
13	9006082-3	PHL HD TRUSS #10-32 x $2\frac{1}{4}$	2	2
14	D-UA-H952-A-0	END PANEL H952-A	2	2
15	D-UA-MC71-A-0	4K BASIC MEMORY	1	1
16	9007033	TIE WRAP #SSC-2-B (PANDUIT)	A/R	A/R
17	9006724	WASH EXT TOOTH $\frac{1}{4}$	11	11
18	D-UA-KC09-C-0	CENTRAL PROCESSOR ASSY KC09-C	1	1
19	D-UA-KD09-C-0	I/O SECTION ASSY KD09-C	1	1
20	9006075-1	PHL HD PAN #10-32 x $\frac{3}{4}$ SST	6	6
21	D-UA-H951-B-0	30" FULL DOOR ASSY	1	1

DIGITAL EQUIPMENT CORPORATION MAYNARD, MASSACHUSETTS <b>PARTS LIST</b>			QUANTITY / VARIATION	
ITEM NO.	DWG NO./ PART NO.	DESCRIPTION	T-6	A/T-6
22	9006056-1	PHL HD PAN $\frac{1}{4}$ -20 x $\frac{1}{2}$ SST	2	2
23	C-AD-7005968-0-0	CABLE SET 9L	1	1
24	C-MD-7406734-0-0	DUCT CABLE	1	1
25	D-MD-7406732-0-0	SUPPORT DUCT	1	1
26	D-IC-9-L-3	POWER WIRING 9L	1	1
27	9006902	TERM STRIP 4-541 CINCH JONES	1	1
28	9006026-1	PHL HD PAN 6-32 x $\frac{3}{4}$ SST	4	4
29	9006560	NUT KEPS HEX #6-32 SST	2	2
30	9006851	SPACER $\frac{1}{4}$ AF x $\frac{1}{2}$ #6-32 AL	2	2
31	B-MD-7404721-0-0	PROTECTION CONVER 541 (4 TERM)	1	1
32	9006020-1	PHL HD PAN #6-32 x $\frac{1}{4}$	2	2
33	9007032	TIE WRAP #SST-2-B (PANDUIT)	A/R	A/R
34	9006712	WASH .250 I.D. x .375 O.D. x .032THK	A/RA/R	A/RA/R
35	9107240	HELITUBE $\frac{1}{4}$ O.D.	A/RA/R	A/RA/R
36	9006071-2	PHL HD FLAT #10-32 x $\frac{3}{8}$	4	4
37	9006065-1	SCR PHL HD PAN $\frac{1}{4}$ -20 x $2\frac{1}{4}$ LG	2	2
38	9006062-1	SCR PHL HD PAN $\frac{1}{4}$ -20 x $1\frac{1}{2}$	9	9
39	9006079-3	SCR PHL HD TRUSS #10-32 x $1\frac{1}{2}$	3	3
40	9006046-1	SCR PHL HD PAN #8-32 x $1-3/4$ LG	2	2
41		SPACER $\frac{3}{8}$ AF x $1-1/2$ LG. - #10 HOLE	2	2
42	9007786	SPEED NUT 10-32 TINNERMAN	20	20
43	9006634	WASH INT TOOTH # 8	2	2



D-UA-9-L-0 PDP-9/L Assembly (Sheet 1)




D-UA-9-L-0 PDP-9/L Assembly (Sheet 2)

ITEM NO.	PART NO.	LENGTH	CONN TYPE	TO LOCATION	CONN TYPE	TO LOCATION
1	7405552-5	6	WØ31	CPD4Ø	WØ31	IO DØ1
				CPD39		IO DØ9
				CPE4Ø		IO EØ1
				CPE39		IO EØ2
				CP F4Ø		IO FØ1
				CP F39		IO FØ2
				CP F38		IO FØ3
				CP H4Ø		IO HØ1
1	7405552-5		WØ31	CP H39	WØ31	IO HØ2
2	7405554-15		WØ34	CP J4Ø	WØ34	IO JØ1
2	7405554-15		WØ34	CP J39	WØ34	IO JØ2
1	7405552-5	6	WØ31	CP J38	WØ31	IO JØ3
3	7405553-15	49	WØ33	712 PS	WØ33	IO AØ6
4	7405553-16	61	WØ33	READER	WØ33	IO A17
4	7405553-16	61	WØ33	PUNCH	WØ33	IO A21


} OPTIONAL

2	WØ33 TO WØ33 CABLE (6")	CIA-7405553-16-0	4
1	WØ33 TO WØ33 CABLE (49")	CIA-7405553-15-0	3
2	WØ34 TO WØ34 CABLE ( 6")	CIA-7405554-15-0	2
10	WØ31 TO WØ31 CABLE ( 6")	CIA-7405552-5-0	1
QTY.	DESCRIPTION	PART NO.	ITEM NO.


PARTS LIST




D-IC-9-L-3 Power Wiring




D-IC-712-0-1 Power Supply 712 (Sheet 1)




D-IC-712-0-1 Power Supply 712 (Sheet 2)



D-CS-5408018-0-1 PDP-9/L Console Switch Board




D-CS-5408020-0-1 PDP-9/L Console Light Board




D-UA-MC71-A-0 4K Basic Memory

**DIGITAL EQUIPMENT CORPORATION**  
**MAYNARD, MASSACHUSETTS**  
**PARTS LIST**


A-PL-MC71-A-0 4K Basic Memory




D-DI-MC71-A-1 Drawing Index List MC71-A




D-BS-MC71-0-1 Memory Control




D-BS-MC71-0-2 MA Flip-Flops




D-BS-MC71-0-3 Sense Amps and PA's




D-BS-MC71-0-4 Inhibit Drivers Field 0




D-BS-MC71-0-5 Inhibit Drivers Field 1




D-BS-MC71-0-6 X Axis Field C




D-BS-MC71-0-7 Y Axis Field




D-BS-MC71-0-8 X Axis Field 1




D-BS-MC71-0-9 Y Axis Field 1



D-BS-MC71-0-10 Voltage Regulator and X-Y Drive



D-IC-MC71-0-11 Memory - CP Interface



## D-MU-MC71-0-12 Module Utilization

**DIGITAL EQUIPMENT CORPORATION**  
MAYNARD, MASSACHUSETTS

**PARTS LIST**

ITEM NO.	DWG. NO.	DESCRIPTION	QUANTITY		MC71A	MC71B
	B1Ø4	INVERTER	2	0		
	B213	JAM FLIP-FLOP	8	1		
	B36Ø	DELAY WITH PULSE AMPLIFIER	1	0		
	B31Ø	DELAY	1	0		
	B6Ø2	PULSE AMPLIFIER	1	0		
	W712	<i>Bank Select Slew</i>	1	0		
	GØØ8	MASTER SLICE CONTROL	1	0		
	GØ1Ø	SENSE AMP SELECTOR	2	0		
	GØ14		18	0		
	G211	CURRENT DRIVER	4	4		
	G218	INHIBIT DRIVER	9	9		
	G219	MEMORY SELECTOR	1	0		


**DIGITAL EQUIPMENT CORPORATION**  
MAYNARD, MASSACHUSETTS

**PARTS LIST**


ITEM NO.	DWG. NO.	DESCRIPTION	QUANTITY		MC71A	MC71B
	G83Ø	RESISTOR BOARD	5	5		
	G8Ø4	CONTROL FOR G8Ø5	1	0		
	G8Ø5	NEGATIVE REGULATOR	2	0		
	R111	EXPANDABLE NAND/NOR GATE	1	0		
	S1Ø7	INVERTER	1	0		
	WØØ5	CLAMPED LOAD	1	0		
	W3Ø1	DELAY LINE	2	0		
	W612	<i>Pulse Comp</i>	12	0		
	D-SC-3009117-0-0	MEMORY STACK 4K	1	1		

A-PL-MC71-0-12 Module Utilization List (Sheet 1)

A-PL-MC71-0-12 Module Utilization List (Sheet 2)




D-TD-MC71-0-13 Timing Diagram



D-SP-MC71-0-15 MC Switch Configuration


This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

A-CP-MC71-0-17 MC71 Memory Panel




D-AD-7005828-0-0 Logic Frame Assembly


A-PL-7005828-0-0 Logic Frame Assembly




D-BS-KC09-C-1 Register Configuration




D-BS-KC09-C-2 Special Modules




D-TD-KC09-C-3 Fetch Flow



D-TD-KC09-C-4 Execute Flow







A-PL-KC09-C-8 CP Module Utilization (Sheet 1)

46

A-PL-KC09-C-8 CP Module Utilization (Sheet 2)




D-MU-KC09-C-8 CP Module Utilization (Sheet




D-MU-KC09-C-8 CP Module Utilization (Sheet 2)




D-SP-KC09-C-9 CP MC Switch Configuration




D-BS-KC09-C-10 Clock and Run and Display




D-TD-KC09-C-11 Clock and Run and Display Timing Diagram




D-BS-KC09-C-12 IR




D-BS-KC09-C-13 Operate Control




D-BS-KC09-C-14 SKIP and CI17




D-BS-KC09-C-15 Link Control




D-BS-KC09-C-16 CM Timing




D-BS-KC09-C-17 CM Addressing




D-FD-KC09-C-18 CM Wiring Matrix and Program (Sheet 1)




D-FD-KC09-C-18 CM Wiring Matrix and Program (Sheet 2)




D-BS-KC09-C-19 CM Sense Flops (Sheet 1)




D-BS-KC09-C-19 CM Sense Flops (Sheet 2)




D-BS-KC09-C-19 CM Sense Flops (Sheet 3)




D-BS-KC09-C-20 AC, AR, MC, PC (Sheet 1)




D-BS-KC09-C-20 AC, AR, MC, PC (Sheet 2)




D-BS-KC09-C-20 AC, AR, MC, PC (Sheet 3)




D-BS-KC09-C-21 MB and Adder (Sheet 1)




D-BS-KC09-C-21 MB and Adder (Sheet 2)




D-BS-KC09-C-21 MB and Adder (Sheet 3)




D-BS-KC09-C-22 Shift X2 Gates




D-IC-KC09-C-23 CP - Console Interface



D-IC-KC09-C-24 CP - Memory Interface



D-IC-KC09-C-25 CP-IO Cable Interface



D-BS-KC09-C-26 CP Tester Interface

This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.


This drawing and specifications, herein, are the property of Digital Equipment Corporation  
and shall not be reproduced or copied or used in whole or in part as the basis for the  
manufacture or sale of items without written permission.

COMPONENT NAME	VALUE	POL.	FROM PIN	TO PIN	POL.
* JUMPER TEMP . 1 (1) 	JUMPER		B03T	B03C	
* JUMPER SCO (1)	JUMPER		B31P	B31C	
CM STROBE DLYD	100Ω ½W		F11J	F11C	
CM STROBE D	150Ω ½W		D08H	D08C	
CM STROBE A	100Ω ½W		D22T	D22C	
CM STROBE B	100Ω ½W		D25J	D25C	
CM STROBE C	100Ω ½W		D32J	D32C	
Ø MBI	100Ω ½W		D26R	D27C	
ACI	.001 MFD & 150Ω		J12P	J12C	
F30D	100Ω ½W		E29D	E29C	
CM CLK	100Ω ½W		H01T	H01C	
CM STROBE D	150Ω ½W		E33M	E33C	
STROBE DLYD	100Ω ½W		F09E	F09C	
CP TEST STROBE	100Ω ½W		F28P	F28C	
F30N	100Ω ½W		F29M	F29C	
F32D	100Ω ½W		F33D	F33C	
I/O RESTART	47Ω & .01 MFD		F34D	F34C	
F36N	.010FD 50V		F36N	F36C	
KDPM	15K ½W		F36L	F36B	
LOCK	15K ½W		F36T	F35B	
MEM STROBE	1K ½W		H01P	H01A	
CM STROBE C	100Ω ½W		F15J	F15C	
KMT	15K ½W		H27S	H27B	
CM STROBE B	100Ω ½W		J01E	J02C	
CM STROBE A	100Ω ½W		J01H	J01C	
CLR	100Ω ½W		J01K	H01U	
KXDM	RES 15K		J34H	-15V	
KMT	RES 15K		H27E	-15V	
E 34L	RES 100½W & OHMS 10%		E 34L	GND	
1 → PCI	100Ω ½W		D21S	D21C	


This drawing and specifications, herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the

A-CP-KC09-C-27 External Components List for KC09-C (Sheet 1)

A-CP-KC09-C-27 External Components List for KC09-C (Sheet 2)




D-BS-KC09-C-28 CP - Memory Extended Parity Interface




D-DI-KC09-C-29 Drawing Index List KC09-C

8	7	6	5	4	3	2	1	
SIGNAL NAME	ORIGIN	DESTINATION	SIGNAL NAME	ORIGIN	DESTINATION	SIGNAL NAME	ORIGIN	DESTINATION
CMP (0-7)	17	21-1-2	KCT	9-9-3	18 ,23(INTERFACE)	PKCLR	18	18-1, 12, 24(INTERFACE)
CML	13	19-1-2-3	KCT(B)	18	18 ,23(INTERFACE)	PROG SY(1)B	18	25(INTERFACE)
CMSL (20-35)	17	3, 16	KDN	9-8-3	18 ,23(INTERFACE)	PROG SYNC(1)B	18	25(INTERFACE)
CONT	19-1	15	KDP	9-8-3	18 ,23(INTERFACE)	PV	18	12, 25(INTERFACE), 19-2
CD 01			KDP + KDN	19-3	18 ,25(INTERFACE)	PWR OK	18	24(INTERFACE)
CLR RQ	16		KDP + KDN + RI	19-3	18 ,25(INTERFACE)			
AC RD	15		KEN	9-8-5	18 ,23(INTERFACE), 10			
AC SIGN	14		KEY	9-8-3	18 ,15, 13, 17			
AC D TO LINK	15			19-2	25(INTERFACE)			
AC (00-05)	20-1							
AC (00-05)	20-2							
AC (00-11)	20-2							
AC (12-17)	20-3							
ACD	9-0-3	19-3, 23(INTERFACE)	KEY BUS	18		RD RD(B)	18	19-3, 25(INTERFACE)
ACI	19-2	3, 20-1, 20-2, 20-3	DATA OFLO (1)	13	25(INTERFACE)	RD START RQ	18	19-2
ACD	19-2	3, 20-1, 20-2, 20-3	DATA OFLO (1)	13	25(INTERFACE)	RDR D	18	19-2
ACD (B)	13		DPR	15	25(INTERFACE)	RDR FLGB	18	19-2
ADDR 10	17, 3		DPR (B)	19-1	25(INTERFACE), 16, 17	RDR HOLE 7C	18	19-2
ADOF			DCH INX		25(INTERFACE), 14	REP	12	19-1
ADR EO 0 SAVE	15		DE1	19-1	25(INTERFACE), 12, 16	REPT CLK	18	
ADR L (B)	15		DE1	19-1		RESTART		
ADR EO 0 SAVE	15		DIV	4		RESTART NODE	16	
ADR L (B)	15		DIV NO GO	3		R1 1(B)	10	10 ,25(INTERFACE)
ADR (00-05)	21-1		DIV OY	3		R1 2(B)	10	10 ,19-3, 17,
ADR (00-11)	21-2		DONE	19-1	18 ,17, 25(INTERFACE)	RO MBI	19-2	25(INTERFACE)
ADR (12-17)	21-3		DPY D	9-8-3	25&23(INTERFACE)	R-PULSE	2	
ADRA (0-5)	21-1, 21-2					RUN	18	
ADRB (0-5)	21-2, 21-3					RUN(1)B		
AM SYNC BUS(0)	19-2	13, 25(INTERFACE)	EAE	19-1	25(INTERFACE), 3			
AND	19-1	25, 24(INTERFACE), 16	EAE CLR RQ	3	16	LAR	15	
API BK RD(1)B	19-1	21-1-2-3, 13	EAE D		23(INTERFACE)	LI	19-1	15, 3
ARD	9-0-3	17, 25(INTERFACE)	EAE OR ARO	3		LINK	15	15, 25(INTERFACE), 20-1
ARD	9-0-3	23(INTERFACE)	EAE OR MDO	3		LIO	13	20-1-2-3
AR (00-05)	20-1		EAE OR SUB	3		LOCK	9-8-5	25(INTERFACE), 18
AR (00-11)	20-2		EAE PWR CLR	3		LOT	12	
AR (12-17)	20-3		EAE RUN	3		LRS	4	
ARI	19-2	20-1-2-3, 15, 13,	EAE STROBE DLYO	16	2, 15			
ARD RESTORE	10-		EAE OR CONT	19-1	19-1			
AROS	10		EAE OR LI	3	19-1			
AUT INX	14		EAE OR MBO	3	19-3			
AXS	19-2	14, 13, 15	EAE P	19-1	2, 15, 3, 4	MB(00-05)	21-1	25&24 (INTERFACE), 3,
B	10		EAE R	19-1	2, 3, 15, 4	MB(00-05)	14, 15, 12	14, 24&25(INTERFACE),
B BUS (00-05)	21-1		EAE SHI	19-1		MB(06-11)	21-2	3, 13
B BUS (00-11)	21-2		END BIT 0	15		MB(12-17)	21-3	24&25(INTERFACE), 2,
B BUS (12-17)	21-3		END BIT 17	15	28-1	MB1	19-2	10 ,13
BK SYNC			EXT	19-3	28-3	MB1(1)B	19-3	21-1-2-3, 13, 16
BK 0(B)					25(INTERFACE), 13, 16, 17,	MBO	19-3	21-1-2-3
BK 0(B)					1, 2			
BK 1(B)	14, 18		FIRST	3	2, 4	WEM STROBE	28	25&26(INTERFACE)
BK 1(B)	14, 25(INTERF), 17.					WEM STROBE(B)	19-3, 23(INTERFACE)	SEN(1)B
BK 1(B)	10					MO D	9-8-3	SET UP
BK 1(B)	10	10 ,19-3, 13, 15				MO SIGN	3	15
BK 1(B)	10					MOI	19-2	SHFT
CAL	12	22, 25(INTERFACE),				MUL	4	SHI 1
C1 17	3, 14	26(INTERFACE)						SHI 2
CJ1T	19-2	14, 12						SHI 3
CLK	10	24&25(INTERFACE)						SHR 1
CLK 0	10							SHR 2
CLK (B)	10	25&23 (INTERFACE)						SKP 1
CLK EN		25(INTERFACE)						SKP I
CLK POS	10							SM
CLK RUN	10	10						SPEED WIPER
CLL	13	26(INTERFACE), 19-3,						SPEED (2-4)
CLR	16							STATUS D
LLRI	19-2	19-3						STROBE DLYO
CM CLK	10	16, 28(INTERFACE)						SU (1-3)
CM CURRENT	16	26(INTERFACE), 17						CLK OFF
CM STROBE A	16	26(INTERFACE), 19-1-2						SW ERROR
CM STROBE B	16	26(INTERFACE), 19-3						SW EXO
CM STROBE C	16	19-1-2-3, 12						SW PRCT
CM STROBE D	16	19-1-2-3, 14						SW REPT
CM STROBE DLYO	16	12						SW SGL INST
CNA (00-05)	19-1	17						SW SBL STP
CNG (0-7)	13	15						SW SMC POINT
CML								26
A								

D-AP-KC09-C-30 Signal Index




D-TD-KC09-C-31 Three Cycle DCH Break



**DIGITAL EQUIPMENT CORPORATION**  
**MAYNARD, MASSACHUSETTS**  
**PARTS LIST**


A-PL-7005872-0-0 Central Processor Bus Assembly




D-AD-7005872-0-0 Central Processor Bus Assembly

**DIGITAL EQUIPMENT CORPORATION**  
**MAYNARD, MASSACHUSETTS**  
**PARTS LIST**

A-PL-KD09-C-0 I/O Assembly KD09-C




D-UA-KD09-C-0 I/O Assembly KD09-C




D-AD-7005873-0-0 I/O Bus Assembly KD09

**DIGITAL EQUIPMENT CORPORATION**  
**MAYNARD, MASSACHUSETTS**  
**PARTS LIST**


A-PL-7005873-0-0 I/O Bus Assembly KD09




D-BS-KD09-C-1 IO Configuration




D-TD-KD09-C-2 IO Bus Interface (Sheet 1)




D-TD-KD09-C-2 IO Bus Interface (Sheet 2)




D-BS-KD09-C-3 IO Control (Sheet 1)




D-BS-KD09-C-3 IO Control (Sheet 2)




D-BS-KD09-C-3 IO Control (Sheet 3)




D-IC-KD09-C-4 CP - IO Cable Interface




D-BS-KD09-C-5 ADDR Bus




D-BS-KD09-C-6 IO/Console Interface




D-BS-KD09-C-7 Input Mixer (Sheet 1)




D-BS-KD09-C-7 Input Mixer (Sheet 2)




D-BS-KD09-C-8 Read In Mode




D-BS-KD09-C-9 Reader Control (Sheet 1)




D-BS-KD09-C-9 Reader Control (Sheet 2)




D-TD-KD09-C-10 Punch Control Timing Diagram




D-BS-KD09-C-11 Teletype Control (Sheet 1)




D-BS-KD09-C-11 Teletype Control (Sheet 2)




D-TD-KD09-C-12 Teletype Control Time (Keyboard) (Sheet 1)



D-TD-KD09-C-12 Teletype Control Time (Keyboard) (Sheet 2)



D-SP-KD09-C-13 MC Switch Configuration



D-MU-KD09-C-14 PDP-9/L IO Module List

**DIGITAL EQUIPMENT CORPORATION**  
MAYNARD, MASSACHUSETTS  
**PARTS LIST**


ITEM NO.	DWG NO./PART NO.	DESCRIPTION	QUANTITY/VARIATION					
			1	2	3	4	5	6
S603	✓	PULSE AMPLIFIER	5					
S602	✓	PULSE AMPLIFIER	6					
S202	✓	DUAL FLIP FLOP	16					
S203	✓	TRIPLE FLIP FLOP	9					
S205	✓	DUAL FLIP FLOP	7					
S107	✓	INVERTER	13					
R002	✓	DIODE NETWORK	11					
R111	✓	EXPANDABLE NAND/NOR GATE	22					
R123	✓	INPUT BUS	6					
R302	✓	DELAY (ONE SHOT)	3					
R450	✓	VARIABLE CLOCK	1					
R141	✓	AND/NOR GATE	1					
B141	✓	DIODE GATE	18					
B213	✓	JAM FLIP FLOP	8					
B301	✓	DELAY	2					
W005	✓	CLAMPED LOAD	11					
W040	✓	SOLFOID DRIVER	1					
W612	✓	PULSE AMPLIFIER	3					
W990	✓	BLANK MODULE	2					
W501	✓	Scimitar logic						
W500	✓	Scimitar logic						
S181	✓	Power source						

A-PL-KD09-C-14 PDP-9/L IO Module List

COMPONENT NAME	VALUE	POL.	FROM PIN	TO PIN	POL.
CAPACITOR	2.2 MFD	-	C25H	C25J	+
RESISTOR	2.7K 5% 1/4W		C25J	C25L	
CAPACITOR	0.01 MFD	-	D25E	D25C	+
RESISTOR	4.7K 10% 1/4W		D26K	D26B	
RESISTOR	10K 1/4W 10%		A21T	B21B	
CAPACITOR	175MFD 10%	-	C27J	C27C	+
RESISTOR	20K 1/4W 5%		C27P	C27S	
CAPACITOR	39 MFD 10%	-	C25R	C25S	+
RESISTOR	24K 1/4W 5%		C25S	C25U	
CAPACITOR	0.02 MFD 50V	-	A24H	A24J	+
RESISTOR	3K 1/4W 5%		F05J	F05L	
RESISTOR	1.5K 1/4W		A17V	B17B	
RESISTOR	1K 1/4W 10%		A24J	A24L	
RESISTOR	3K 1/4W 5%		D21P	D21B	
CAPACITOR	6.8 MFD	-	E12M	E12C	+
CAPACITOR	270 PF 5%		E40J	E40K	
RESISTOR	3.3K 1/4W 5%		E05S	E05U	
RESISTOR	3.3K 1/4W 5%		E05J	E05L	
*PRE API SYNC	JUMPER		J10S	J10C	
**34 DISPLAY	JUMPER		F40T	F40C	
***WIRE JUMPER			A32P	A28P	
**** CLK SYNC (1) JUMPER			F08C	F08U	
*REMOVE JUMPER WHEN API IS INSTALLED					
**REMOVE JUMPER WHEN 34 DISPLAY IS INSTALLED					
***REMOVE JUMPER WHEN ME09 IS INSTALLED					
**** REMOVE JUMPER WHEN KW09-L IS INSTALLED					

A-CP-KD09-C-16 External Component List I/O PDP-9/L

This drawing and specifications herein, are the property of Digital Equipment Corporation and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.



D-TD-KD09-C-17 Reader Timing Diagram Alpha and Binary Mode

8	7	6	5	4	3	2	1	
SIGNAL NAME	ORIGIN	DESTINATION	SIGNAL NAME	ORIGIN	DESTINATION	SIGNAL NAME	ORIGIN	DESTINATION
AC RD	3-3	4-1	DEI	4-1	3-1	RDR COUNT	9-1	9-2
ACT API GR	KF 1-1	KF 1-3	DLY	3-3	3-2	RDR FLG	9-1	12-1,7-1,9-2, KF 1-4
ACT PI	KF 1-1		DONE	4-1	3-2,3-3	RDR GO	9-1	12-1
ADDR SW(B3-17)	6-1	7-1 7-2	DONE(1)B	3-2	B-1	RDR INDEX	9-1	12-1
ADSO	4-1	7-1	DPI D	4-1	7-1	RDR NO TAPE	9-1	12-1,7-1
ADSO(G)	7-1	7-2	DPI API RO	34H 1-2	KF 1-4,34H,1-1	RDR ON BUS	9-1	
AM SYNC BUS(B)	4-1	3-2	DPI ON BUS	7-1	KF 1-3,2-1	RDR PWR	9-1	
API D	4-1	7-1	DS	3-1	KF 1-3	RDR RUN	9-1	
API BR EQ	KF 1-3	KF 1-1,3-2	DS B P	3-1	2-1,KF 1-1	RDR SET	9-1	9-2,12-1
API BR EQ 1(B)	KF 1-1	4-1 5-1	DS 1 P	3-1	KF 1-3	RDR SEL(B)	9-1	
API ENABLE	KF 1-3	KF 1-2 7-1 12-2	DS 2	3-1	2-1,KF 1-3,1+1	RDR SEL	9-1	
API IO CLR	KF 1-3	KF 1-1	DS 3	3-1	2-1,11-2,KF 1-3,	RDR T	9-1	
API IO CLR	3-2				34H 1-2	RDR D	4-1	
API ON BUS	7-1	7-2			34H 1-2	READ IN 1	8-1	
API SEL	KF 1-3				34H 1-2	READ IN 2	8-1	
API STROBE	KF 1-3				34H 1-2	RI 1(1)B	8-1	
API SYNC	KF 1-1	12-2			34H 1-2	RI 2(1)B	8-1	
API SYNC RO	KF 1-1				34H 1-2	RPL(1-7)EN	4-1	
API B EN	KF 1-4	2-2			34H 1-2	RD SYNC(B-7)	4-1	
API B IN OUT	2-2				34H 1-2	RD BB EN	4-1	
API B GR	KF 1-3,1-4	2-2	EAE	4-1	3-3	RD BI EN	KF 1-2	
API B RO	KF 1-1,1-2		EXT	4-1	7-1,3-3,3-2	RDR CLK	8-1	
API B RO(B)	KF 1-1		FEED HOLE	3-3	KF 1-1,7-1	RD CLK	8-1	TT HD UP
API B RO NEG	KF 1-1		FWD FD AND NDX	4-2		RD RUN	9-1	
API(4-7)RQ	KF 1-3	KF 1-2,7-1,7-2,12-2	H 10	10-1		SD B	3-1	
API 1 EN	KF 1-4	2-2	IN LAST UNIT	11-1	12-1	SD B P	3-1	9-1,3-2,2-1
API 1 GR	KF 1-3	KF 1-4,2-2	INC MB	3-3	2-2,4-1,3-2		3-1	9-1,3-2,10-1,34H
API 1 RO	KF 1-4	KF 1-2,1-1,2-2	INC + DCH	3-2	4-1,KF 1-1			
API 1 RO(B)	KF 1-1	KF 1-2	INPUT ID RESTART	3-3				
API 1 RO NEB	KF 1-2		INT	10-1				
API 2 EN	KF 1-4	2-2	INT SKP RQ BUS	12-1	12-2,9-1,11-2,11-1	SD 1	3-1	
API 2 GR	KF 1-3	KF 1-4,2-2,34H,1-2	INT RD RQ BUS	3-3	10-1,3-1,KF 1-3,	SD 1 P	3-1	
API 2 RO	KF 1-4	KF 1-1,1-2,2-2	* INT SKP RQ BUS	12-1	KF 1-1,34H 1-2,3-3	SEL(0-2)	KF 1-4	
API 2 RO(B)	KF 1-2		INTENSITY	34H 1-1		SEN(1)B	4-1	
API 2 RO NEG	KF 1-1		IO ADDR D	4-1	7-1	SKIP RD	2-1	
API 3 EN	KF 1-4	2-2	IO ADDR ON BUS	7-1	7-2	STATUS ON BUS	7-1	
API 3 GR	KF 1-3	KF 1-4,2-2	IO ADDR(B3-17)	4-1	2-2	STOP DLY	4-1	
API 3 RO	KF 1-4	KF 1-2,1-1,2-2	IO ADDR(12,14,16,	5-1	5-1	SW CLK	4-1	
API 3 RO(B)	KF 1-2		(7)			TAP	10-1	
API 3 RO(B)	KF 1-2		IO ADDR(B3-05,16,	5-1	7-1,7-2	T-PRINTER	10-1	
AUTO RESTART	3-2		(7)B			FLG	1-2	
BK	3-2		IO ADDR(B6-15)B	5-1	7-1,7-2	T-PRINTER SEL	11-2	
BK SYNC	3-2		IO BUS(B0-17)B	4-1	7-1,7-2,2-1,KF 1-1,	TT IN ACT	11-1	
BK B	3-2				KF 1-3,34H 1-1,10-1	TT KBD IN	11-1	
BK B(0)B	3-3					TT KBD IN(B)	11-1	
BK B(1)B	3-3		IO CLK POS	3-2	3-1,3-3,4-1,KF 1-3.	TT LINE	11-2	
BK I	3-3				KF 1-1	TT OUT ACT	11-2	
BK I(0)B	3-3		IO CLK(B)	3-3	KF 1-3,3-2	TT RDR RUN	11-1	
BR B	34H 1-1		IO CLR	3-2	12-2,KF 1-3	TT SYNC	11-1	
BB 1	34H 1-1		IO CLR(B)	KF 1-3	3-2	TTI CLK	11-1	
CAF EN	3-1	KF 1-2,1-1,1-3	IO DFLD	3-2	2-2,12-2	TTI FULL	11-1	
CAF EN(B)	3-1	KF 1-1	IO PWR CLR	3-1	7-2,6-1,4-1,10-1	TTI INIT	11-1	
CAL	4-1	KF 1-3	IO PWR CLR NEG	KF 1-4	KF 1-3,KF 1-1	TTI LOAD	11-1	
CLK	4-1	3-2,3-1,11-1	IO PWR CLR POS	3-1	3-1,3-3,4-1,KF 1-3.	TTI LOAD	7-1	
CLK DLY D	3-3				KF 1-1	TTI(6-7)	7-2	
CLK EN	3-2		IO RESTART	3-3	3-1,3-3,4-1,KF 1-3.	TTI D	4-1	
CLK FLG	3-2	7-1,3-1,KF 1-4	IO RUN	3-3	7-1,7-2,2-1,KF 1-1	TTI CLK	11-2	
CLK POS	4-1	3-2	IO SKIP	3-2	12-1,7-1,9-1	TTI EN	11-2	
CLK SYNC	3-2	5-1,1-2,3-3	IO SYNC	3-1	12-1,7-1,9-1	TTI EQ B	11-2	
CLR API	KF 1-3	3-3	IO SYNC IN	3-2	12-1,7-1,9-1	TTI EQ B	11-2	
CLR API GR	KF 1-1		IO SYNC POS	3-2	12-1,7-1,9-1	TTI LOAD	11-2	
CLR RUN	10-1		IO SYNC SP	3-1	12-1,7-1,9-1	TTI START	11-2	
CLR RDR	9-1		IO SYNC SP(B)	KF 1-4	12-1,7-1,9-1	TTI STOP	11-2	
COV API RO	KF 1-4	3-2	34H 1-2		12-1,7-1,9-1	TTD(4-7)	11-2	
DASO	4-1	7-1,7-2	IOP 1	3-1	2-1,KF 1-3,KF 1-1	UM	4-1	
DATA OFLO	2-2	4-1			34H 1-2	UM(0)B	3-3	
DATA SW(B0-17)	6-1	7-1,7-2				WR RC	2-2	
DB RESTORE	3-1		IOP 1	3-3	KF 1-4	WR(0)B	3-2	
DBK(B1-B7)	KF 1-2	KF 1-1	IOP 1 P	3-3	KF 1-1	Y(0-2)	3-2	
DBR	3-1		IOP 2	3-1	9-2	X(0-2)	7-2	
DCH	4-1		IOP 2	3-3	9-2	OSEN	3-1	
DCH BK DLY	3-1	6-1	IOP 2 P	3-3	12-1,7-1,9-1	9-1,10-1,11-1,11-2		
DCH EN	3-1	2-2			12-1,7-1,9-2	12-1,34H 1-1,12-2		
DCH GRANT	3-1	2-2						
DCH GRANT P	3-1		IOP 4	3-1	2-1,3-1,4-1	BB EN(B)	3-1	
DCH INX	3-3	4-1	IOP 4	3-3	2-1,3-1,4-1,KF 1-1	(BS-07)SEL	34H 1-2	
DCH RO	2-2	3-2	IOP 4 P	3-3	2-1,3-1,4-1,KF 1-3	(BS-07)SEL(B)	34H 1-2	
DCH SYNC	3-2	3-1,12-2			2-1,3-1,4-1,KF 1-3	34 LP FLG	34H 1-2	
DCH SYNC SAVE	3-2				2-1,3-1,4-1,KF 1-3			
			IOT					
			IOT PWR CLR	4-1				
				3-1				
					*ALL EXCEPT 3-3 ARE SOURCES			

D-AP-KD09-C-18 Signal Index