Survey paper of techniques for optimizing DRAM refresh

Dan Larsson
Master Program of
Embedded Electonic Systems Design
Chalmers University of Technology
Gothenburg, Sweden
Email: larsdan@student.chalmers.se

Jonas Hemlin
Master Program of
Embedded Electonic Systems Design
Chalmers University of Technology
Gothenburg, Sweden
Email: larsdan@student.chalmers.se

***Abstract*—The abstract goes here.**

I. Introduction

Why is it important to reduce the refreshes? Briefly mention the methods.

II. DRAM Technology

Explain the DRAM structure and how load and store is performed.

A. DRAM stuff

B. Refresh

III. Intelligent Refresh Techniques

Say a little about every technique.

A. Access Recency

B. Retention

C. Tolerance

D. Validity

IV. Access Recency

V. Retention

[1]

VI. Tolerance

VII. Validity

VIII. Technique combination

IX. Evaluation

X. Conclusion

Hej

Acknowledgment

The authors would like to thank...

References

[1] Z. Cui, S. A. McKee, Z. Zha, Y. Bao, and M. Chen, "Dtail: A flexible approach to dram refresh management," in *ACM International Conference on Supercomputing (ICS'14)*, Jun. 2014, pp. 43–52.