ScalaHDL

by Yao Li

Outline

- Current States
- Future Plan

Test Benches

- FlipFlop
- Bitonic Sort
- Arithmetic
- Comparator
- FIFO

```
package ScalaHDLExample.Arithmetic.Add
import ScalaHDL.Core.ScalaHDL
import ScalaHDL.Core.HDLType
import ScalaHDL.Core.DataType._
import ScalaHDL.Core.DataType.Signals._
import ScalaHDL.Simulation.Simulator
trait Adder extends ScalaHDL {
  defMod.adder('clk, 'rst, 'a, 'b, 'z) {
    sync(1).add {
      when ('rst is 1) {
        'z := 0
      } .otherwise {
        'z := 'a + 'b
object Main extends Adder {
  def main(args: Array[String]) {
    val clk = bool(0)
    val rst = bool(0)
    val a = signed(0, 5)
    val b = signed(0, 5)
    val z = signed(0, 6)
    println(convert('adder, clk, rst, a, b, z))
```

ScalaHDL code

```
package ScalaHDLExample.Arithmetic.Add
                             import ScalaHDL.Core.ScalaHDL
                             import ScalaHDL.Core.HDLType
                             import ScalaHDL.Core.DataType._
                             import ScalaHDL.Core.DataType.Signals._
                             import ScalaHDL.Simulation.Simulator
    to use it
                             trait Adder extends ScalaHDL {
 in test bench
                               u=rword adder('clk, 'rst, 'a, 'b, 'z) {
                                                                                is instead of ==
      means
                                   } .otherwise {
                                     'z := 'a + 'b
@ posedge clk
                             object Main extends Adder {
                               def main(args: Array[String]) {
                                 val clk = bool(0)
                                 val rst = bool(0)
                                 val a = signed(0, 5)
                                 val b = signed(0, 5)
                                 val z = signed(0, 6)
                                 println(convert('adder, clk, rst, a, b, z))
```

ScalaHDL code

```
module adder (
clk,
rst,
a,
b,
z
);
input [4:0] a;
input [4:0] b;
input clk;
input rst;
output [5:0] z;
reg [5:0] z;
always @(posedge clk) begin: _add
if (rst == 1) begin
z \ll 0;
end
else begin
z \ll a + b;
end
end
endmodule
```

generated Verilog code


```
1 import org.scalatest.FunSuite
 3 import ScalaHDLExample.Arithmetic.Add.Adder
 4 import ScalaHDL.Core.DataType._
 5 import ScalaHDL.Core.DataType.Signals._
 6 import ScalaHDL.Test.TestHelper
 8 object AdderTestBench extends Adder {
   val A = List(0, 0, 1, 1, 15, 0, 15).iterator
    val B = List(0, 1, 0, 1, 0, 15, 15).iterator
defMod.Bench('clk, 'rst, 'a, 'b, 'z) {
       delay(1) {
       cycle('clk)
       sync(0) {
       'rst := 0
        'a := A.next()
        'b := B.next()
20
21
22 }
24 class AdderTest extends FunSuite with TestHelper {
    test("test adder") {
      val clk = bool(0)
      val rst = bool(1)
      val a = unsigned(0, 4)
      val b = unsigned(0, 4)
       val z = unsigned(0, 5)
       val Z = List(0, 1, 1, 2, 15, 15, 30).iterator
       val sim = Simulator(AdderTestBench,
        module('adder, clk, rst, a, b, z),
         module('Bench, clk, rst, a, b, z))
       sim.setTrace("add.vcd")
       sim since 0 until 14 every 2 run {
         assert(clk === 0)
       sim since 1 until 14 every 2 run {
       assert(clk === 1)
         assert(z.value === Z.next)
       sim test
46
```

Test Bench

FunSuite is
a Scala test suite,
TestHelper is
a ScalaHDL test helper

```
import org.scalatest.FunSuite
3 import ScalaHDLExample.Arithmetic.Add.Adder
4 import ScalaHDL.Core.DataType._
5 import ScalaHDL.Core.DataType.Signals.
6 import ScalaHDL.Test.TestHelper
                                                            so we can use "next"
8 object AdderTestBench extends Adder -
   val A = List(0, 0, 1, 1, 15, 0, 15).iterator
   val B = List(0, 1, 0, 1, 0, 15, 15).iterator
defMod.Bench('clk, 'rst, 'a, 'b, 'z) {
                                                                          in line 18
     delav(1) {
      cycle('clk)
     sync(0) {
       'rst := 0
       'a := A.next()
       'b := B.next()
 class AdderTest extends FunSuite with TestHelpe
     val clk = bool(0)
     val rst = bool(1)
     val a = unsigned(0, 4)
     val b = unsigned(0, 4)
     val z = unsigned(0, 5)
     val Z = List(0, 1, 1, 2, 15, 15, 30).iterator
     val sim = Simulator(AdderTestBench,
       module('adder, clk, rst, a, b, z),
       module('Bench, clk, rst, a, b, z))
     sim.setTrace("add.vcd")
     sim since 0 until 14 every 2 run {
                                                            some syntax sugar
       assert(clk === 0)
     sim since 1 until 14 every 2 run {
                                                                       to assert
       assert(clk === 1)
       assert(z.value === Z.next)
     sim test
```

Test Bench



generated .vcd file viewed by GTKWave

Examples

```
> test
[info] CompTest:
[info] - test comparator
[info] AdderTest:
[info] - test adder
[info] SubtractorTest:
[info] - test subtractor
[info] FifoTest:
[info] - test fifo
[info] MultiplierTest:
[info] - test multiplier
[info] FlipFlopTest:
[info] - test dff 1
[info] - test dff 2
[info] BitonicSortTest:
[info] - test bitonic sort
[info] Passed: Total 8, Failed 0, Errors 0, Passed 8
[success] Total time: 0 s, completed 2014-2-11 21:43:46
```

use **sbt** to run test benches

```
1 package ScalaHDLExample.FIF0
3 import ScalaHDL.Core.ScalaHDL
4 import ScalaHDL.Core.HDLType
5 import ScalaHDL.Core.DataType._
6 import ScalaHDL.Core.DataType.Signals._
7 import ScalaHDL.Simulation.Simulator
9 trait FIFO extends ScalaHDL {
    val WIDTH = 5
    val DEPTH = 5
    defMod.fifo('clk, 'rst, 'input, 'output) {
      sync(1).fifo {
        val fifo_registers =
          (for (i <- 0 until DEPTH) yield unsigned(0, WIDTH)).map(toHDLType)</pre>
        when ('rst is 1) {
           'output := 0
          for (i ← 0 until DEPTH)
            fifo_registers(i) := 0
        } .otherwise {
          fifo_registers(0) := 'input
           'output := fifo_registers(DEPTH - 1)
          if (DEPTH > 1) {
            for (i <- 0 until DEPTH - 1)</pre>
               fifo_registers(i + 1) := fifo_registers(i)
35 object Main extends FIFO {
   def main(args: Array[String]) {
      val clk = bool(0)
      val rst = bool(0)
      val input = unsigned(0, WIDTH)
      val output = unsigned(0, WIDTH)
      println(convert('fifo, clk, rst, input, output))
```

ScalaHDL code

```
package ScalaHDLExample.FIF0
3 import ScalaHDL.Core.ScalaHDL
4 import ScalaHDL.Core.HDLType
5 import ScalaHDL.Core.DataType._
6 import ScalaHDL.Core.DataType.Signals._
  import ScalaHDL.Simulation.Simulator
9 trait FIFO extends ScalaHDL {
    val WIDTH = 5
    val DEPTH = 5
    defMod.fifo('clk, 'rst, 'input, 'output) {
      sync(1).fifo {
        val fifo_registers =
          (for (i <- 0 until DEPTH) yield unsigned(0, WIDTH)).map(toHDLType)</pre>
        when ('rst is 1) {
           'output := 0
           for (i <- 0 until DEPTH)</pre>
            fifo_registers(i) := 0
          .otherwise {
           fifo_registers(0) := 'input
           'output := fifo_registers(DEPTH - 1)
             for (i <- 0 until DEPTH - 1)</pre>
               fifo_registers(i + 1) := fifo_registers(i)
35 object Main extends FIFO {
    def main(args: Array[String]) {
      val clk = bool(0)
      val rst = bool(0)
      val input = unsigned(0, WIDTH)
      val output = unsigned(0, WIDTH)
      println(convert('fifo, clk, rst, input, output))
```

normal Scala

for comprehension

declare internal registers

ScalaHDL code

```
module fifo (
clk,
rst,
input,
output
input [4:0] input;
input clk;
input rst;
output [4:0] output;
reg [4:0] output;
reg [4:0] tmp_0;
reg [4:0] tmp_1;
reg [4:0] tmp_2;
reg [4:0] tmp_3;
reg [4:0] tmp_4;
always @(posedge clk) begin: _fifo
if (rst == 1) begin
output <= 0;
tmp_0 <= 0;
tmp_1 <= 0;
tmp_2 <= 0;
tmp_3 <= 0;
tmp_4 <= 0;
end
else begin
tmp_0 <= input;</pre>
output <= tmp_4;
tmp_1 <= tmp_0;</pre>
tmp_2 <= tmp_1;</pre>
tmp_3 <= tmp_2;
tmp_4 <= tmp_3;
end
end
endmodule
```

generated Verilog code

```
module fifo (
                                          clk,
                                          rst,
                                          input,
                                          output
                                          input [4:0] input;
                                          input clk;
                                          input rst;
                                          output [4:0] output;
                                          reg [4:0] output;
                                          reg [4:0] tmp_0;
                                          reg [4:0] tmp_1;
                                          reg [4:0] tmp_2;
                                          reg [4:0] tmp_3;
                                          reg [4:0] tmp_4;
                                          always @(posedge clk) begin: _fifo
                                          if (rst == 1) begin
                                          output <= 0:
                                          tmp_0 <= 0;
                                          tmp_1 <= 0;
                                          tmp_2 <= 0;
                                          tmp_3 <= 0;
                                          tmp 4 <= 0;
loop unrolled
                                          else begin
                                          tmp_0 <= input;</pre>
                                          output <= tmp 4:
                                          tmp 1 <= tmp 0;
                                          tmp 2 <= tmp 1;
                                          tmp_3 <= tmp_2;
                                          tmp_4 <= tmp_3;
                                          end
                                          end
                                          endmodule
```


generated Verilog code

```
1 import org.scalatest.FunSuite
 3 import ScalaHDLExample.FIF0.FIF0
4 import ScalaHDL.Core.DataType._
5 import ScalaHDL.Core.DataType.Signals._
 6 import ScalaHDL.Test.TestHelper
 8 object FifoTestBench extends FIFO {
   override val WIDTH = 3
    override val DEPTH = 2
    val INPUT = List(0, 7, 0, 3, 0, 1, 0, 0).iterator
    defMod.Bench('clk, 'rst, 'input, 'output) {
      delay(1) {
        cycle('clk)
      sync(0) {
         'rst := 0
         'input := INPUT.next()
24
25 }
26
27 class FifoTest extends FunSuite with TestHelper {
   test("test fifo") {
      val clk = bool(0)
      val rst = bool(1)
       val input = unsigned(0, FifoTestBench.WIDTH)
       val output = unsigned(0, FifoTestBench.WIDTH)
       val OUTPUT = List(0, 0, 0, 7, 0, 3, 0, 1).iterator
       val sim = Simulator(FifoTestBench,
         module('fifo, clk, rst, input, output),
       module('Bench, clk, rst, input, output))
sim.setTrace("fifo.vcd")
       sim since 0 until 16 every 2 run {
         assert(clk === 0)
       sim since 1 until 16 every 2 run {
         assert(clk === 1)
         assert(output.value === OUTPUT.next())
       sim test
```

Test Bench

```
import org.scalatest.FunSuite
                                                             3 import ScalaHDLExample.FIF0.FIF0
                                                             4 import ScalaHDL.Core.DataType._
5 import ScalaHDL.Core.DataType.Signals._
                                                             6 import ScalaHDL.Test.TestHelper
                                                             8 object FifoTestBench extends FIFO {
                                                                override val WIDTH = 3
override val DEPTH = 2
normal Scala override
                                                                 val INPUT = List(0, 7, 0, 3, 0, 1, 0, 0).iterator
                                                                 defMod.Bench('clk, 'rst, 'input, 'output) {
                                                                  delay(1) {
                                                                     cycle('clk)
                                                                   sync(0) {
                                                                      'rst := 0
                                                                     'input := INPUT.next()
                                                            27 class FifoTest extends FunSuite with TestHelper {
                                                               test("test fifo") {
                                                                   val clk = bool(0)
                                                                   val rst = bool(1)
                                                                   val input = unsigned(0, FifoTestBench.WIDTH)
                                                                   val output = unsigned(0, FifoTestBench.WIDTH)
                                                                   val OUTPUT = List(0, 0, 0, 7, 0, 3, 0, 1).iterator
                                                                   val sim = Simulator(FifoTestBench,
                                                                     module('fifo, clk, rst, input, output),
                                                                   module('Bench, clk, rst, input, output))
sim.setTrace("fifo.vcd")
                                                                   sim since 0 until 16 every 2 run {
                                                                     assert(clk === 0)
                                                                   sim since 1 until 16 every 2 run {
                                                                     assert(clk === 1)
                                                                     assert(output.value === OUTPUT.next())
                                                                   sim test
```

Test Bench



generated .vcd file viewed by GTKWave

Unsigned Type Overflow

- Unsigned(value = 0, size = 4) Unsigned(value = 1, size = 4)
 - = Unsigned(value = 15, size = 4)
 - 2's complement

Future Plan

- All the basic circuit examples
- Signed number operations
- "if" statement

Any Question?

Thanks!