

ScalaHDL

by Yao Li

Outline

- Current States
- Future Plan

Test Benches

- FlipFlop
- Bitonic Sort
- Arithmetic
- Comparator
- FIFO

Example: Adder

```
1 package ScalaHDLExample.Arithmetic.Add
2
3 import ScalaHDL.Core.ScalaHDL
4 import ScalaHDL.Core.HDLType
5 import ScalaHDL.Core.DataType._
6 import ScalaHDL.Core.DataType.Signals._
7 import ScalaHDL.Simulation.Simulator
8
9 trait Adder extends ScalaHDL {
10   defMod.adder('clk, 'rst, 'a, 'b, 'z) {
11     sync(1).add {
12       when ('rst is 1) {
13         'z := 0
14       } .otherwise {
15         'z := 'a + 'b
16       }
17     }
18   }
19 }
20
21 object Main extends Adder {
22   def main(args: Array[String]) {
23     val clk = bool(0)
24     val rst = bool(0)
25     val a = signed(0, 5)
26     val b = signed(0, 5)
27     val z = signed(0, 6)
28
29     println(convert('adder, clk, rst, a, b, z))
30   }
31 }
```

ScalaHDL code

Example: Adder

to use it
in test bench

means
@ posedge clk

```
1 package ScalaHDLExample.Arithmetic.Add
2
3 import ScalaHDL.Core.ScalaHDL
4 import ScalaHDL.Core.HDLType
5 import ScalaHDL.Core.DataType._
6 import ScalaHDL.Core.DataType.Signals._
7 import ScalaHDL.Simulation.Simulator
8
9 trait Adder extends ScalaHDL {
10   def add('clk: bool, 'rst: bool, 'a: signed(0, 5), 'b: signed(0, 5), 'z: signed(0, 6)) {
11     sync(1) add {
12       when ('rst is 1) {
13         'z := 0
14       } .otherwise {
15         'z := 'a + 'b
16       }
17     }
18   }
19 }
20
21 object Main extends Adder {
22   def main(args: Array[String]) {
23     val clk = bool(0)
24     val rst = bool(0)
25     val a = signed(0, 5)
26     val b = signed(0, 5)
27     val z = signed(0, 6)
28
29     println(convert('adder, clk, rst, a, b, z))
30   }
31 }
```

is instead of ==

ScalaHDL code

Example: Adder

```
module adder (  
  clk,  
  rst,  
  a,  
  b,  
  z  
);  
  
  input [4:0] a;  
  input [4:0] b;  
  input clk;  
  input rst;  
  output [5:0] z;  
  reg [5:0] z;  
  
  always @(posedge clk) begin: _add  
    if (rst == 1) begin  
      z <= 0;  
    end  
    else begin  
      z <= a + b;  
    end  
  end  
  
endmodule
```

generated Verilog code

Example: Adder

```
1 import org.scalatest.FunSuite
2
3 import ScalaHDLExample.Arithmetic.Add.Adder
4 import ScalaHDL.Core.DataType._
5 import ScalaHDL.Core.DataType.Signals._
6 import ScalaHDL.Test.TestHelper
7
8 object AdderTestBench extends Adder {
9   val A = List(0, 0, 1, 1, 15, 0, 15).iterator
10  val B = List(0, 1, 0, 1, 0, 15, 15).iterator
11  defMod.Bench('clk, 'rst, 'a, 'b, 'z) {
12    delay(1) {
13      cycle('clk)
14    }
15
16    sync(0) {
17      'rst := 0
18      'a := A.next()
19      'b := B.next()
20    }
21  }
22 }
23
24 class AdderTest extends FunSuite with TestHelper {
25   test("test adder") {
26     val clk = bool(0)
27     val rst = bool(1)
28     val a = unsigned(0, 4)
29     val b = unsigned(0, 4)
30     val z = unsigned(0, 5)
31
32     val Z = List(0, 1, 1, 2, 15, 15, 30).iterator
33
34     val sim = Simulator(AdderTestBench,
35       module('adder, clk, rst, a, b, z),
36       module('Bench, clk, rst, a, b, z))
37     sim.setTrace("add.vcd")
38     sim since 0 until 14 every 2 run {
39       assert(clk === 0)
40     }
41     sim since 1 until 14 every 2 run {
42       assert(clk === 1)
43       assert(z.value === Z.next)
44     }
45     sim test
46   }
47 }
```

Test Bench

Example: Adder

FunSuite is
a Scala test suite,
TestHelper is
a ScalaHDL test helper


```
1 import org.scalatest.FunSuite
2
3 import ScalaHDLExample.Arithmetic.Add.Adder
4 import ScalaHDL.Core.DataType._
5 import ScalaHDL.Core.DataType.Signals._
6 import ScalaHDL.Test.TestHelper
7
8 object AdderTestBench extends Adder {
9   val A = List(0, 0, 1, 1, 15, 0, 15).iterator
10  val B = List(0, 1, 0, 1, 0, 15, 15).iterator
11  def Mod.Bench('clk, 'rst, 'a, 'b, 'z) {
12    delay(1) {
13      cycle('clk)
14    }
15
16    sync(0) {
17      'rst := 0
18      'a := A.next()
19      'b := B.next()
20    }
21  }
22 }
23
24 class AdderTest extends FunSuite with TestHelper {
25   test("test adder") {
26     val clk = bool(0)
27     val rst = bool(1)
28     val a = unsigned(0, 4)
29     val b = unsigned(0, 4)
30     val z = unsigned(0, 5)
31
32     val Z = List(0, 1, 1, 2, 15, 15, 30).iterator
33
34     val sim = Simulator(AdderTestBench,
35       module('adder, clk, rst, a, b, z),
36       module('Bench, clk, rst, a, b, z))
37     sim.setTrace("add.vcd")
38     sim since 0 until 14 every 2 run {
39       assert(clk === 0)
40     }
41     sim since 1 until 14 every 2 run {
42       assert(clk === 1)
43       assert(z.value === Z.next)
44     }
45     sim test
46   }
47 }
```

so we can use “next”
in line 18

some syntax sugar
to assert

Test Bench

Example: Adder



generated .vcd file viewed by GTKWave

Examples

```
[success] Total time: 2 s, completed 2014-2-11 21:43:46
> test
[info] CompTest:
[info] - test comparator
[info] AdderTest:
[info] - test adder
[info] SubtractorTest:
[info] - test subtractor
[info] FifoTest:
[info] - test fifo
[info] MultiplierTest:
[info] - test multiplier
[info] FlipFlopTest:
[info] - test dff 1
[info] - test dff 2
[info] BitonicSortTest:
[info] - test bitonic sort
[info] Passed: Total 8, Failed 0, Errors 0, Passed 8
[success] Total time: 0 s, completed 2014-2-11 21:43:46
> █
```

use **sbt** to run test benches

Example: FIFO

```
1 package ScalaHDLExample.FIFO
2
3 import ScalaHDL.Core.ScalaHDL
4 import ScalaHDL.Core.HDLType
5 import ScalaHDL.Core.DataType._
6 import ScalaHDL.Core.DataType.Signals._
7 import ScalaHDL.Simulation.Simulator
8
9 trait FIFO extends ScalaHDL {
10
11   val WIDTH = 5
12   val DEPTH = 5
13
14   defMod.fifo('clk, 'rst, 'input, 'output) {
15     sync(1).fifo {
16       val fifo_registers =
17         (for (i <- 0 until DEPTH) yield unsigned(0, WIDTH)).map(toHDLType)
18
19       when ('rst is 1) {
20         'output := 0
21         for (i <- 0 until DEPTH)
22           fifo_registers(i) := 0
23       } .otherwise {
24         fifo_registers(0) := 'input
25         'output := fifo_registers(DEPTH - 1)
26         if (DEPTH > 1) {
27           for (i <- 0 until DEPTH - 1)
28             fifo_registers(i + 1) := fifo_registers(i)
29         }
30       }
31     }
32   }
33 }
34
35 object Main extends FIFO {
36   def main(args: Array[String]) {
37     val clk = bool(0)
38     val rst = bool(0)
39     val input = unsigned(0, WIDTH)
40     val output = unsigned(0, WIDTH)
41
42     println(convert('fifo, clk, rst, input, output))
43   }
44 }
```

ScalaHDL code

Example: FIFO

```
1 package ScalaHDLExample.FIFO
2
3 import ScalaHDL.Core.ScalaHDL
4 import ScalaHDL.Core.HDLType
5 import ScalaHDL.Core.DataType._
6 import ScalaHDL.Core.DataType.Signals._
7 import ScalaHDL.Simulation.Simulator
8
9 trait FIFO extends ScalaHDL {
10
11   val WIDTH = 5
12   val DEPTH = 5
13
14   defMod.fifo('clk, 'rst, 'input, 'output) {
15     sync(1).fifo {
16       val fifo_registers =
17         (for (i <- 0 until DEPTH) yield unsigned(0, WIDTH)).map(toHDLType)
18
19       when ('rst is 1) {
20         'output := 0
21         for (i <- 0 until DEPTH)
22           fifo_registers(i) := 0
23       }.otherwise {
24         fifo_registers(0) := 'input
25         'output := fifo_registers(DEPTH - 1)
26         if (DEPTH > 1) {
27           for (i <- 0 until DEPTH - 1)
28             fifo_registers(i + 1) := fifo_registers(i)
29         }
30       }
31     }
32   }
33 }
34
35 object Main extends FIFO {
36   def main(args: Array[String]) {
37     val clk = bool(0)
38     val rst = bool(0)
39     val input = unsigned(0, WIDTH)
40     val output = unsigned(0, WIDTH)
41
42     println(convert('fifo, clk, rst, input, output))
43   }
44 }
```

normal Scala
for comprehension

declare
internal registers

ScalaHDL code

Example: FIFO

```
module fifo (  
  clk,  
  rst,  
  input,  
  output  
);  
  
input [4:0] input;  
input clk;  
input rst;  
output [4:0] output;  
reg [4:0] output;  
reg [4:0] tmp_0;  
reg [4:0] tmp_1;  
reg [4:0] tmp_2;  
reg [4:0] tmp_3;  
reg [4:0] tmp_4;  
  
always @(posedge clk) begin: _fifo  
  if (rst == 1) begin  
    output <= 0;  
    tmp_0 <= 0;  
    tmp_1 <= 0;  
    tmp_2 <= 0;  
    tmp_3 <= 0;  
    tmp_4 <= 0;  
  end  
  else begin  
    tmp_0 <= input;  
    output <= tmp_4;  
    tmp_1 <= tmp_0;  
    tmp_2 <= tmp_1;  
    tmp_3 <= tmp_2;  
    tmp_4 <= tmp_3;  
  end  
end  
  
endmodule
```

generated Verilog code

Example: FIFO

loop unrolled

```
module fifo (  
  clk,  
  rst,  
  input,  
  output  
);  
  
input [4:0] input;  
input clk;  
input rst;  
output [4:0] output;  
reg [4:0] output;  
reg [4:0] tmp_0;  
reg [4:0] tmp_1;  
reg [4:0] tmp_2;  
reg [4:0] tmp_3;  
reg [4:0] tmp_4;  
  
always @(posedge clk) begin: _fifo  
  if (rst == 1) begin  
    output <= 0;  
    tmp_0 <= 0;  
    tmp_1 <= 0;  
    tmp_2 <= 0;  
    tmp_3 <= 0;  
    tmp_4 <= 0;  
  end  
  else begin  
    tmp_0 <= input;  
    output <= tmp_4;  
    tmp_1 <= tmp_0;  
    tmp_2 <= tmp_1;  
    tmp_3 <= tmp_2;  
    tmp_4 <= tmp_3;  
  end  
end  
  
endmodule
```

generated Verilog code

Example: FIFO

```
1 import org.scalatest.FunSuite
2
3 import ScalaHDLExample.FIFO.FIFO
4 import ScalaHDL.Core.DataType._
5 import ScalaHDL.Core.DataType.Signals._
6 import ScalaHDL.Test.TestHelper
7
8 object FifoTestBench extends FIFO {
9
10   override val WIDTH = 3
11   override val DEPTH = 2
12
13   val INPUT = List(0, 7, 0, 3, 0, 1, 0, 0).iterator
14
15   defMod.Bench('clk, 'rst, 'input, 'output) {
16     delay(1) {
17       cycle('clk)
18     }
19
20     sync(0) {
21       'rst := 0
22       'input := INPUT.next()
23     }
24   }
25 }
26
27 class FifoTest extends FunSuite with TestHelper {
28   test("test fifo") {
29     val clk = bool(0)
30     val rst = bool(1)
31     val input = unsigned(0, FifoTestBench.WIDTH)
32     val output = unsigned(0, FifoTestBench.WIDTH)
33
34     val OUTPUT = List(0, 0, 0, 7, 0, 3, 0, 1).iterator
35
36     val sim = Simulator(FifoTestBench,
37       module('fifo, clk, rst, input, output),
38       module('Bench, clk, rst, input, output))
39     sim.setTrace("fifo.vcd")
40     sim since 0 until 16 every 2 run {
41       assert(clk == 0)
42     }
43     sim since 1 until 16 every 2 run {
44       assert(clk == 1)
45       assert(output.value == OUTPUT.next())
46     }
47     sim test
48   }
49 }
```

Test Bench


Example: FIFO

normal Scala override ←

```
1 import org.scalatest.FunSuite
2
3 import ScalaHDLExample.FIFO.FIFO
4 import ScalaHDL.Core.DataType._
5 import ScalaHDL.Core.DataType.Signals._
6 import ScalaHDL.Test.TestHelper
7
8 object FifoTestBench extends FIFO {
9
10   override val WIDTH = 3
11   override val DEPTH = 2
12
13   val INPUT = List(0, 7, 0, 3, 0, 1, 0, 0).iterator
14
15   defMod.Bench('clk, 'rst, 'input, 'output) {
16     delay(1) {
17       cycle('clk)
18     }
19
20     sync(0) {
21       'rst := 0
22       'input := INPUT.next()
23     }
24   }
25 }
26
27 class FifoTest extends FunSuite with TestHelper {
28   test("test fifo") {
29     val clk = bool(0)
30     val rst = bool(1)
31     val input = unsigned(0, FifoTestBench.WIDTH)
32     val output = unsigned(0, FifoTestBench.WIDTH)
33
34     val OUTPUT = List(0, 0, 0, 7, 0, 3, 0, 1).iterator
35
36     val sim = Simulator(FifoTestBench,
37       module('fifo, clk, rst, input, output),
38       module('Bench, clk, rst, input, output))
39     sim.setTrace("fifo.vcd")
40     sim since 0 until 16 every 2 run {
41       assert(clk == 0)
42     }
43     sim since 1 until 16 every 2 run {
44       assert(clk == 1)
45       assert(output.value == OUTPUT.next())
46     }
47     sim test
48   }
49 }
```

Test Bench

Example: FIFO



generated .vcd file viewed by GTKWave

Unsigned Type Overflow

- `Unsigned(value = 0, size = 4) - Unsigned(value = 1, size = 4)`
 - `= Unsigned(value = 15, size = 4)`
 - 2's complement

Future Plan

- All the basic circuit examples
- Signed number operations
- “if” statement

Any Question?

Thanks!